Supertex inc.

Databook 1996

High Voltage Integrated Circuits and DMOS Transistors



DATABOOK 1996

1235 Bordeaux Drive
Sunnyvale, CA 94089
Telephone: (408) 744-0100
Fax: (408) 734-5247

Supertex, Inc. Life Support Policy

As a general policy, Supertex, Inc. does not recommend the use of any of its products in any of the following: (a) life support applications where the failure or malfunction of the Supertex product can be reasonably expected to cause failure of the life support device or to significantly affect its safety or effectiveness; or (b) any nuclear facility. Supertex will not knowingly sell its products for use in such applications unless it receives an adequate "products liability indemnification insurance agreement," satisfactory to Supertex, stating that the risks of injury or damage have been minimized, that the customer assumes all such risks, and that the liability of Supertex is adequately covered in the customer's insurance policy.

Examples of devices considered to be life support devices are neonatal oxygen analyzers, nerve stimulators (for any use), autotransfusion devices, blood pumps, defibrillators, arrhythmia detectors and alarms, pacemakers, hemodialysis systems, peritoneal dialysis systems, ventilators of all types, infusion pumps, and any other devices designated as "critical" by the FDA. The above are representative examples only and are not intended to be conclusive or exclusive of any other life support device.

Examples of nuclear facility applications are applications in (a) a nuclear reactor; or (b) any device designed or used in connection with the handling, processing, packaging, preparation, utilization, fabrication, alloying, storing or disposal of fissionable material or waste products thereof.

General

This catalog has been carefully checked and is believed to be reliable; however, no responsibility is assumed for possible omissions or inaccuracies. Specifications are subject to change without notice.

Supertex cannot assume responsibility for use of circuitry described; no circuit patent licenses are implied; and Supertex reserves the right to change said circuity at any time without notice. Liability of Supertex to circuits it manufactures is limited to the replacement of such circuits if they are determined to be defective due to workmanship and not due to misuse or mishandling.

Table of Contents

Chapter 7 – N- and P-Channel Low Threshold MOSFETs

Chapter 8 – DMOS N-Channel MOSFETs

Chapter 9 – DMOS P-Channel MOSFETs

Chapter 10 – DMOS Arrays and Special Functions

Chapter 11 – DMOS Depletion Mode MOSFETs

Chapter 12 – High Voltage Driver/Interface ICs

Chapter 13 – High Voltage Analog Switches and Multiplexers

Chapter 14 – High Voltage Inverters/Power Supply ICs

Chapter 15 – CMOS Consumer/Industrial Products

Chapter 16 – Package and Lead Bend Options

Chapter 17 – Package Outlines

Chapter 18 – Die Specifications

Chapter 19 – Representatives/Distributors

Supertex inc.

Product Nomenclature/Ordering Information

The Supertex DMOS MOSFET family utilizes both vertical and lateral double diffused MOS processes, featuring:

- Enhancement-mode and depletion-mode devices.
- High input impedance for ease of drive.
- Low threshold for direct logic level interface.
- Low C_{ISS} with interdigitated structures for high-frequency operation.
- High drain-to-source voltage for direct interface to the outside world.
- N- and P-channel low/high voltage complements for simple circuit configuration and low power consumption.
- Surface mount packaging.
- TO-92, tape & reel, and lead bends to fit into TO-5, TO-18, or TO-220 sockets; TO-92 also available with surface mount lead bends.
- Excellent SOA characteristics.

DMOS Proprietary Products

SX V N 01 09 N3

HI-REL

- RB = MIL-STD-883 for Arrays
- SJ = Similar to JAN
- SC = Commercial Burn-in
- SX = Similar to JANTX
- SXV = Similar to JANTXV

FAMILY TYPE

- A = Lateral DMOS Arrays
- D = Vertical Depletion-Mode DMOS Discretes
- L = Lateral DMOS Discretes
- T = Low Threshold DMOS Discretes
- V = Vertical DMOS Discretes & Quads

POLARITY

- C = Complementary (2N & 2P)
- N = N-Channel
- P = P-Channel
- Q = Arrays

FAMILY NUMBER

D1, D2, E1, 01, 03, 04, 05, 06, 07, 11, 12, 13, 21, 22, 25, 26, 27, 32, LR6, LR7

BV_{DSS} DIVIDED BY 10

*01, 02, 03, 04, 05, 06, 09, 10, 16, 20, 24, 30, 32, 33, 35, 40, 45, 50, 55, 60, 80

(e.g., 09 = 90V)
*16.5V (LP07)
18V (TN25U)
15V (TN21U)

PACKAGE TYPE

- AG = 16 Lead Narrow Body SOIC (Quad)
- C = 20 Pin Ceramic DIP
- CG = 16 Lead Narrow Body SOIC
- K1 = TO-236AB (SOT-23)
- LG = SO-8 (Single)
- N1 = TO-3
- N2 = TO-39
- N3 = TO-92
- N4 = 8 Pin Plastic DIP
- N5 = TO-220
- N6 = 14 Pin Plastic DIP
- N7 = 14 Pin Ceramic DIP
- N8 = TO-243AA (SOT-89)
- N9 = TO-52
- NA = 18 Pin Plastic DIP
- NC = 20 Pin Ceramic DIP
- ND = Die in Waffle Pack
- NF = 20 Terminal Ceramic LCC
- NG = 18 Lead Narrow Body (SOIC)
- NT = 16 Pin Plastic DIP
- NW = Die in Wafer Form
- P = 20 Pin Plastic DIP
- TG = SO-8 (Dual)
- WG = 20 Lead SOIC

CMOS Products

Encoder/Decoder

E D - 5 R P

FAMILY TYPE

ED = Programmable Encoder/Decoder

DC = Data Coder

ET = Encoder/ Transmitter

NUMBER OF ADDRESS BITS

ED-5 = 5

DC-7 = 7

ED-9 = 9

ED-10 = 10

ED-11 = 11

ET-13 = 13

ED-15 = 15

R = Ruggedized

PACKAGE TYPE

PJ = Molded Plastic Surface Mount J-Lead Chip Carrier

P = Molded Plastic DIP

X = Dice

WG = Small Outline Surface Mount

Smoke Detectors

S D 2 P

FAMILY TYPE

SD = Smoke Detectors

PRODUCT DESIGNATOR

2

4

PACKAGE TYPE

P = Molded Plastic DIP

WG = SOW Gullwing

X = Dice

HVIC Products

R B H V 5 4 0 8 D J

HI-REL

RB = MIL-STD-883 processing

RC = MIL-STD-883 processing except burn-in

FAMILY TYPE

HV = High Voltage IC

PRODUCT DESIGNATOR

03	55	217
04	56	218
05	57	227
06	58	228
15	60	341
16	65	343
18	68	345
21	70	348
22	72	518
31	77	570
34	78	577
35	91	579
36	93	622
38	94	623
41	97	701
42	98	702
45	202	711
46	203	712
49	204	801
51	205	802
52	206	803
53	207	805
54	208	

ABSOLUTE MAX VOLTAGE DIVIDED BY 10

04	18
06	20
08	22
10	25
12	27
14	30
16	37

(e.g., 22 = 220V)

PACKAGE TYPE

BX = Bumped Dice

C = Ceramic Side Brazed

CS = Ceramic Chip Carrier - STD Bent Leads

D = CERDIP

DG = CERDIP Gullwing

DJ = Quad CERDIP J Lead

FG = TQFP

LG = SO-8

NG = Narrow Body Gullwing

P = Plastic DIP

PG = Plastic Gullwing

PJ = Quad Plastic J Lead

T = TAB Tape

WG = SOW Gullwing

X = Dice

Success Through Innovation

Supertex designs and manufactures complex proprietary and industry-standard integrated circuits (ICs). Our customers include the medical, data processing, military, telecommunications, instrumentation, and consumer product industries. Throughout the years the company has developed several advanced technologies utilizing high-performance Complementary Metal Oxide Semiconductors (CMOS) and Double-Diffused MOS (DMOS) processes.

In 1980, Supertex pioneered high voltage integrated circuitry with its proprietary HVCMOS® technology, a merging of the CMOS and DMOS process technologies onto one chip. Supertex HVCMOS chips have the "brains" and low power consumption of CMOS ICs and the high voltage output of DMOS FET transistors.

These advanced HVCMOS ICs, as well as Supertex's families of CMOS and DMOS products, provide performance and cost benefits, giving customers a competitive edge in developing their products.

Supertex now focuses on its process technologies, DMOS, HVCMOS, and BiCMOS which allows for a diversified product mix of integrated circuits and MOS field effect transistors (FETs) and arrays. The Company's products are targeted for application-specific markets such as telecommunications, ultrasound imaging for medical electronics, flat-panel display terminals and high reliability products for commercial aviation and industrial systems. Supertex has earned domestic as well as international recognition as a demonstrated technological leader in high voltage semiconductor products.

Product Development Milestones

Supertex has continued the commitment to product and technological development to enhance and complement our existing product lines. Supertex is a recognized world leader in high voltage ICs and MOSFET innovations. While responding to market demands for state-of-the-art products, the Company maintains a leadership position as an industry innovator, evidenced by the product development milestones listed below:

1976 Industry leader in CMOS wafer foundry technology and production.

1977 Patent filed for silicon-gate high power VMOS process.

First in the industry to introduce both N and P-channel silicon-gate VMOS power FETs.

1978 State-of-the-art high voltage 500V power VMOS FET introduced.

1979 Development of combined bipolar and DMOS technologies (Superfet™).

High Voltage DMOS/CMOS IC technology developed for medical ultrasonic imaging applications.

Widest product offering for CMOS encoder/decoder ICs, using Manchester coding.

1980 First in the industry to introduce high voltage DMOS lateral arrays.

1981 First to develop fully TTL-compatible CMOS logic ICs.

1982 First fully integrated electroluminescent (EL) flat panel display driver chip set, including gray scales.

1983 First to introduce 64-line density EL display driver ICs.

1984 First HVCMOS IC to be used in a major plotter program.

MVIC (40-volt) and HVIC technologies developed for wafer foundry production.

1985 First Hi-Rel HVCMOS display driver IC in the industry.

Introduction of industry's first low threshold N-channel power MOSFET family.

1986 Introduction of low cost, low power 32-channel flat panel display driver ICs.

Introduction of industry's first low threshold P-channel power MOSFET family.

First to introduce 8-channel high voltage level translator chip.

1987 Introduction of 32-channel complements (N and P-channel) for high voltage, high current push-pull applications.

Introduction of low power 32-channel AC plasma flat panel display driver ICs.

1988 Introduction of 32-channel 300V complementary (N and P-channel) high voltage ICs for electrostatic plotters and ATE bareboard testers.

Introduction of first commercial gray-shade/video analog display driver ICs.

(continued)

Product Development Milestones (continued)

1989 Introduction of second generation low power high voltage analog multiplexers with CMOS control logic.

Introduction of single chip 225V push-pull IC with CMOS control logic.

Introduction of 64-channel second generation 80V push-pull ICs with CMOS control logic and 400V open drain ICs.

1990 Implementation of macro-cell custom capability in high voltage ICs.

Introduction of ultralow threshold DMOS discrete transistors for Ni-Cad and other battery operated applications.

1992 Introduction of current mode power supply family utilizing high and low voltage Bi-CMOS processes.

1994 Introduction of high voltage P-channel MOSFETs and isolated MOSFET drivers for telecommunication applications.

1995 First to introduce high voltage 64 channel 256 gray shade column driver IC for flat panel displays.

Introduction of high voltage electroluminescent backlighting ICs powered by single 1.0V cell, suitable for non-emmisive display panels.

Custom Wafer Foundry

Supertex specializes in HVCMOS, HVBiCMOS and DMOS Wafer Foundry production providing state-of-the-art wafer fabrication for Customer-Owned-Tooling (COT) production. Standard as well as modified processes can be produced per specific customer requirements. Engineering and pre-production volumes can be run with very short throughput times. Supertex can also support the customers' needs for back-end packaging and testing.

In addition, Supertex can also run standard metal-gate CMOS and PMOS processes.

Chapter 3 – Applications Notes

DMOS FET Electrical Performance

The electrical behavior of MOSFETs has been explained by numerous authors. A different, and nontraditional way of viewing their behavior arises when the device structure is closely examined. The source and body regions comprise one side of a diode, with the drain region being the other side. A voltage on the gate allows carriers to flow from source to drain through an induced surface channel. Figure 1A shows the forward and reverse current vs. voltage characteristics of a diode, while Figure 1B shows the current vs. voltage characteristics of a MOSFET.



A. Diode Characteristics B. Gated Diode Characteristics

Figure 1

A MOSFET is characterized by a set of parameters different in many ways from a bipolar transistor. The parameters specified in a MOSFET data sheet are defined and briefly explained below:

A. $V_{GS(TH)}$ – The gate threshold voltage. It is defined as the voltage from gate to source required to produce a specified drain current. For ease of measuring, the drain is commonly shorted to the gate. (The measurement circuit is shown in Figure 2.)



Figure 2:
N-Channel $V_{GS(TH)}$ Measurement

Threshold current is usually measured at a current in the range of 1 to 10mA. (Threshold voltage measurement can be normalized to the amount of source perimeter when comparing different size transistors. Full current is usually obtained at $V_{GS} = V_{GS(TH)} + 8$ volts (N-channel). The threshold voltage is a function of temperature as shown in Figure 3 for a 500 volt Supertex transistor. The decrease in the measured value of $V_{GS(TH)}$ is primarily caused by thermally generated carriers or leakage current that add to the induced surface current flow, thus decreasing the amount of applied voltage needed to obtain a specified current.



Figure 3:
Normalized $V_{GS(TH)}$ vs. Temperature for the VN03 Transistor

B. I_{GSS} – The gate to body leakage current. It is measured with drain and source at ground, and gate biased to specified voltage. NOTE: Due to input capacitance, large die size MOSFETs may prove difficult to measure with automatic test equipment, unless a preconditioning test is performed to charge the gate capacitance prior to test. (See Figure 4 for the measurement circuit.)

This leakage current results from current flow through the insulating layer of silicon dioxide surrounding the gate. Typical DC-leakage currents are in the picoampere range between the temperatures of -55°C and +200° C. This value is well below the level of concern in most power conversion circuits. When an on-chip diode is incorporated between the gate and the source, the leakage current, which is that of a reverse-biased diode, doubles approximately every 10°C.

C. I_{DSS} – The zero gate voltage drain current or offstate leakage current. It is determined by applying specified voltage from drain to source (with gate shorted to source) and measuring the resulting current. (See Figure 5 for the measurement circuit.)

This leakage current is that of a reverse-biased diode. As with a reverse-biased diode, this current is a measure of the integrity of the structure and may degrade under extremes of voltage and temperature.

D. BV_{DSS} – The breakdown voltage of drain to source with gate shorted to source. It is determined by forcing a specified current from drain to source and measuring the resulting voltage. Properly designed MOSFETs should not have a latchback breakdown and a low current measurement is sufficiently accurate. (See Figure 6 for the measurement circuit.)



Figure 4: N-Channel I_{GSS} Measurement



Figure 5: N-Channel I_{DSS} Measurement



Figure 6: N-Channel BV_{DSS} Measurement



Figure 7: N-Channel G_{fs} Measurement

This parameter is most likely to degrade if exceeded for an extended period of time in high voltage applications, because of the large current (and, hence, high power dissipation that may occur). A lower clamping breakdown voltage diode from source-to-drain will prevent degradation of the parameter.

E. g_{fs} or g_m – The small signal forward transconductance. It is the ratio of $\Delta I_D/\Delta V_{GS}$ measured for a 10% change in drain current at a specified quiescent drain bias point.

This parameter depends on device structure as shown in the equation below (see Figure 7 for measurement circuit):

$$g_m = \frac{\mu off\ Z\epsilon_{ox}}{Lt_{ox}} (V_{GS} - V_{GS(TH)})$$

where $\frac{Z}{L} = \frac{\text{Source perimeter}}{\text{Channel length}}$

μ_{off} = Effective carrier mobility

ϵ_{ox} = Gate Dielectric constant

t_{ox} = Gate oxide thickness



Figure 8: Parameters Affecting MOSFET Transconductance

These parameters are shown in Figure 8. The forward transconductance is proportional to source perimeter, hence proportional to chip area. For a given device area, maximizing the source perimeter results in a maximum value of g_m. This parameter is also increased by decreasing the gate dielectric thickness, but this approach limits the total voltage swing on the gate because of the dielectric strength of silicon dioxide (60V/1000Å of SiO_2). Typical gate oxide thicknesses are in the 1000Å range. In MOSFETs, the transconductance vs. V_{GS} varies as shown in Figure 9 for a 500 Volt VN03 MOSFET.





Figure 9: Transconductance vs. Drain Current or Gate-Source Voltage for the VN03



Figure 10: N-Channel $R_{DS(ON)}$ Measurement

F. $R_{DS(ON)}$ – The static drain-source on-state resistance. It is measured as the drain-source voltage divided by the drain current at specified values of drain current and gate source voltage. (See Figure 10 for the measurement circuit.)

The on-state resistance of a high voltage MOSFET is dominated by the resistance of the drain region. For a given breakdown voltage and device area, there is a minimum value of $R_{DS(ON)}$. The variations in source geometrics and body-to-drain breakdown structures discussed earlier are all aimed at realizing this minimum $R_{DS(ON)}$ value. In device operation, $R_{DS(ON)}$ may appear to be considerably higher than at room temperature. This behavior occurs because the heating of the device decreases the carrier mobility, thus reducing the current for a given voltage. This behavior for a 500 volt VN03 MOSFET is shown in Figure 11. This negative feedback characteristic is the key to MOSFETs thermal stability.

G. $I_{D(ON)}$ – The on-state drain current. It is measured at specified values of drain-source and gate-source voltage. NOTE: To reduce heating of the device, this should be performed in a pulse mode, or with an adequate heat sink. (See Figure 12 for measurement circuit.)



Figure 11: $R_{DS(ON)}$ as a Function of Temperature for the VN03



Figure 12: N-Channel $I_{D(ON)}$ Measurement



Figure 13: $I_{D(ON)}$ as a function of Gate-Source Voltage for the VN03

The on-state drain current is proportional to the amount of source perimeter and the total chip area. Since current flow causes device heating, the pulsed value of $I_{D(ON)}$ is considerably greater than the steady state value because of the increasing value of $R_{DS(ON)}$ with temperature. This specific behavior is shown by the dotted line for the VN03 in Figure 13.

H. Capacitances – MOSFETs are characterized by three capacitances:

1. C_{ISS}: Input capacitance
2. C_{OSS}: Common source capacitance
3. C_{RSS}:Reverse transfer capacitance

These measured capacitances are related to device structure as shown in Figure 14. We see from this figure that the value of C_{ISS}



Figure 14: DMOS Transistor Capacitance



Figure 15: FET Equivalent Circuit—Small Signal

for a dual layer access structure will be correspondingly greater per unit area than an interdigitated structure. With these capacitances, a simple small signal equivalent circuit may be derived as shown in Figure 15. This equivalent circuit is also useful in more elaborate transient analysis. These three capacitances have been measured over temperature, with no appreciable temperature dependence found.

Conclusion

The MOSFET is a device with its own set of electrical parameters. These parameters depend on the device structure. The success with which MOSFETs are used will depend on a designer's understanding of these electrical parameters and their limits. This article has attempted to link the performance of MOSFETs to their optimum design and processing and to establish some physical limits for optimum performance.

Low-Threshold MOSFETs: Structure, Performance and Applications

Since an increasing amount of attention is being focused on system interface from low-level logic, the need for higher current and/or low on-resistance at drive levels of only 3-5 volts has become a major concern. Supertex has always known of the importance of the gate drive consideration and has been offering N-channel low-threshold devices with threshold voltages of 2.4 and 1.6 volts for many years. Additionally, standard and low-threshold versions of P-channel DMOS devices are available. To understand the reasons that low-threshold processing requires very specialized techniques, one needs to understand the DMOS structure.

DMOS Structure

Most double-diffused MOS (DMOS) structures have very similar cross-section characteristics, as shown in Figure 1. For conduction to occur, a channel of electrons is needed between the gate and the source. This potential produces an inversion layer called the channel. The depth of this layer is the limiting factor in allowing current flow between the drain and source terminal. The greater the voltage applied, the deeper the induced channel; resulting in more current flow. The voltage needed to invert the channel region is called the threshold voltage $V_{GS(th)}$. However, when examining most manufacturers' databooks, one finds $V_{GS(th)}$ defined as the voltage needed to produce a specified drain current (I_D). This differs from the theoretical definition of knowing when a channel is produced, which is of little interest to MOSFET users. Comparing $V_{GS(th)}$ at the same I_D simplifies the analysis of databook parametric guarantees, allowing the designer to compare the product to actual needs.

The control of the threshold voltage is dependent on many factors, such as dopant concentration, gate-to-silicon work function and surface change. The greater the body dopant concentration, the larger the applied voltage needed to produce a channel, which translates to a higher threshold voltage. One method of reducing threshold voltage is to reduce the body dopant concentration until the required $V_{GS(th)}$ is met. This technique by itself is dangerous because it degrades other device parameters. The first and most important of these is drain-source breakdown (BV_{DSS}), which is a result of certain conditions, most commonly punch-through.



Figure 1: Double Diffused MOS (DMOS)

Punch-through is defined as the drain voltage needed to create an electric field connecting the drain and source, as shown in Figure 2, at voltages less than the actual BV_{DSS} rating.

The susceptibility to punch-through increases dramatically as the body dopant concentration is lowered. There is an optimum body dopant level that is needed in order to stay away from the punch-through mechanism, but this concentration is too high for low thresholds. This is one of the reasons why P-channel devices typically have higher thresholds, because the optimum body dosage is higher than N-channel FETs.

Another technique, used by some manufacturers, is to lower threshold by reducing the gate oxide thickness. Again, there are trade-offs using this method: (1) The input capacitance increases which will effect the switching speed efficiency and (2) the maximum gate voltage rating is decreased, making it more susceptible to input voltage spikes.

Supertex has developed a proprietary technique to successfully lower threshold voltage without these major trade-offs. This method mainly depends on modifying the diffusion profile and altering the charge distribution to produce low-threshold N- and P-channel devices. This process, which makes use of Supertex's interdigitated design structure, allows typical thresholds of 1.1 volts for N-channel and 1.8 volts for P-channel, DMOS devices.

An added benefit of Supertex's design is the lower input capacitance achieved by the interdigitated geometry, rather than the more conventional closed cell approach. Less charge is needed to control the device input. Therefore, it can be concluded that a lower threshold device will start conducting earlier for a given gate drive and allow control of larger drain current than a higher threshold device.

The availability of such low-threshold DMOS devices insures the performance needed to be driven by low level logic systems, in which the maximum voltage available is only 3-5 volts.



Figure 2: Electric Field Connecting Drain and Source

Part Number	IRF 520			VN1210N5			
Parameter	**Min**	**Max**	**Conditions**	**Min**	**Max**	**Conditions**	**Unit**
$V_{GS(th)}$ Gate Threshold Voltage	2.0	4.0	$V_{DS} = V_{GS}$, I_D = 250µA	0.8	2.4	$V_{DS} = V_{GS}$, I_D = 10mA	V
$ID_{(ON)}$ On-State Drain Current	8.0		$V_{DS} > I_{D(ON)}$ x $R_{DS(ON)}$ max V_{GS} = 10V	20.0		V_{DS} = 25V V_{GS} = 10V	A
				5.0		V_{DS} = 25V V_{GS} = 5V	A
$R_{DS(ON)}$ State Drain-to-Source On Resistance		0.3	V_{GS} = 10V I_D = 4.0A		0.3	V_{GS} = 10V I_D = 10.0A	Ω
					0.45	V_{GS} = 5V I_D = 2.0A	Ω

Table 1: Comparison between MOSFET and standard threshold Supertex device

Performance Advantages

With the first device shipped in 1982, Supertex was the pioneer in low-threshold DMOS FET technology and still maintains a performance edge over other manufacturers. Supertex currently supplies the lowest threshold MOSFETs in the industry. A threshold voltage of 1.6 volts for N-channel and 2.4 volts maximum for P-channel clearly supports this claim.

Supertex measures threshold voltages at I_D = 1mA, 2.5mA, and 10mA for small, medium and large-sized devices, respectively. Although some manufacturers use test conditions as low as I_D = 250µA for large devices, Supertex devices, in comparison, still have lower values of threshold voltages at higher values of I_D. See Table 1 for a comparison between a popular MOSFET and a standard-threshold Supertex device.

A true comparison can be made by normalizing the value of the I_D test condition. The threshold voltage for VN1210N5 will be lower than 2.4 volts, maximum, when it is tested at I_D = 250µA. Supertex's test conditions therefore portray a realistic picture of the device's capabilities at low V_{GS} conditions.



Figure 3: Typical Transfer Characteristics

The threshold voltage is an important indicator of performance at low V_{GS} conditions because a device that starts conducting at a very low bias will exhibit good characteristics under such conditions. In fact, $R_{DS(ON)}$, maximum, and $I_{D(ON)}$, minimum, at low V_{GS} conditions are much more important than just the threshold voltage value because quiescent gate voltage conditions are usually at least a few volts above the $V_{GS(th)}$ value. Figure 3 shows the transfer characteristics of a standard-threshold and a low-threshold device. For example, if the drain current requirement is 100mA, TN0520N3 will typically need V_{GS} = 1.8 volts and VN0220N3 will require 2.8 volts to achieve this value. In case a 2.8 volts drive is not available, as in many applications, a VN0220N3 will be incapable of functioning in the circuit. In spite of the TN05 die being half the size of a VN02, the TN0520N3 performance is far superior at low gate to source voltages.

When confronted by low gate drive voltage, a designer basically has two choices:

Approach 1: Use a large industry-standard-threshold device to obtain the required low $R_{DS(ON)}$, maximum and $I_{D(ON)}$, minimum values. $I_{D(ON)}$ can be obtained from the transfer characteristics and $R_{DS(ON)}$ values will be read off the typical saturation or output characteristics.

Approach 2: Compared to the device used in Approach 1, use a relatively small (die size), low-threshold device to achieve the desired $I_{D(ON)}$ and $R_{DS(ON)}$ at the given minimum gate-to-source voltage.

Comparison of Approach 1 and 2

1. Large die always have larger parasitic capacitance and consequently slower switching speeds. This could pose a restriction in many applications, where limited gate drive charging current is available.
2. Large die must be accommodated in large packages, and this may result in unnecessary waste of board space. For example, the total volume occupied by a TO-220 package including stand off could be 8 to 10 times more than a TO-92 package.



Figure 4: Motor of a Fluid Injection Pump

3. A judicious choice using smaller die in a smaller package can result in considerable cost savings. With more silicon and several times the raw material content for packaging, a low-threshold TO-92 will definitely be a much more cost-effective alternative.

Supertex publishes $R_{DS(ON)}$, maximum, and $I_{D(ON)}$ minimum, specifications at V_{GS} = 5 volts (see Table 1). This data is very useful to a designer because it is always desirable to rely on guaranteed values instead of typical curves. Typical curves are based on a high statistical probability of the majority of devices closely meeting values on the curves. They do not 100% guarantee performance of all devices. Manufacturing tolerances and some variations from one fabrication lot to another are likely to cause lower than expected values of these parameters. Depending entirely on curves tends to be risky for production runs even if prototypes built earlier perform satisfactorily.

The combined effect of low-threshold voltage and low-input capacitance is ease of drive, which is a key consideration in most circuits employing MOSFETs. What better trait can a designer expect than a small amount of charge controlling high voltages and large currents? These low-threshold FETs from Supertex are ideally suited to interface low-voltage logic to the outside world.

Applications

Low-threshold MOSFETs play a key role in circuit design whenever there is a low gate-to-source voltage situation. Conventional devices are often very inefficient and sometimes unusable in some applications as follows:



Figure 5: Photovoltaic Drive Scheme

- Handheld, battery-operated equipment requiring satisfactory operation at low/end-of-discharge voltages. This is necessary for complete utilization of battery energy. Inadequate turn-on of a FET can cause two problems: A) loss of control signal or data; or B) loss of power due to resistive losses. Supertex TN/TP series devices are being used for a variety of data acquisition and remote-control applications.
- Medical equipment with battery backup is another popular application. Figure 4 shows the motor of a fluid injection pump powered by the utility supply and backed by a NiCad battery. The V_{GS} = 6 volts condition demands careful attention, because the $R_{DS(ON)}$ has to be low in order to ensure a low drain to source voltage drop. A large voltage drop can A) affect motor performance, and B) cause high I^2R losses, reducing system efficiency and battery back-up time.



Figure 6: Charge Pump Converting 5VDC to 12VDC

- Solid-state relays utilize optically-isolated drive schemes for isolation purposes. Figure 5 shows a commonly-used photovoltaic drive scheme. Usually a low voltage is available to turn on the FET to meet the relay's assured $R_{DS(ON)}$ specifications. Precautions are taken to avoid excessive drive since the charge applied during turn-on must be quickly discharged during turn-off. Turn-off circuitry is not shown in this simplified schematic.
- Figure 6 shows a simple charge pump converting $5V_{dc}$ to $12V_{dc}$. The key parameter for efficient functioning of this circuit is $R_{DS(ON)}$ at V_{GS} = 5 volts.
- Telephone handsets encounter wide variations of voltage during normal operation (Figure 7). While the DC voltage appear-

ing across the unit may vary from approximately 3 to 25 volts when the phone is off the hook, high voltage AC ringer signals and associated transients have to be handled safely. Moreover, atmospheric disturbances (e.g., lightning and RF radiations) are picked up by the lines, inducing high voltages which are suppressed by MOVs, gas discharge tubes, etc. (not shown in the figure).

Supertex low-threshold TN05 devices used for the pulser and mute switch operate satisfactorily, even at voltages as low as 3 volts. A TN0524N3s guaranteed $I_{D(ON)}$ minimum = 100mA at V_{GS} = 3 volts is more than adequate for this purpose.

Advances in low-threshold MOSFET technology offer several useful choices to a designer. Circuit design for many applications are simplified and use of components is minimized. Consequently, system complexity is reduced and reliability enhanced. All these benefits, combined with the cost-effectiveness of the devices, make the low-threshold FETs an excellent choice.



Figure 7: MOSFETs in a Telephone Handset

Basics of EL Panel Drive Techniques

Thin film electroluminescent (EL) panels operate on a principle of successive pulses of opposite polarity. These pulses must exceed a threshold of approximately 200V for the panel to emit light.

A flat panel display is a sandwich of phosphor material with dielectric coating on either side; transparent ITO (Indium Tin Oxide) row electrodes on one side and column electrodes on the opposite side. These layers are built up on a sheet of glass to form a very thin, lightweight display panel.

Since the drive electrodes are dielectrically isolated from the phosphor material, and each other, the display panel exhibits a capacitive load to the drive electronics. On larger panels this capacitance can be quite high. Surge currents can be large; therefore, coupling from the row to the column electrodes should be considered.

The drive electronics used to operate the panel are organized in a manner to surround the display panel with contacts as shown in Figure 1.

Generally, the row electrode electronics supply the major portion of the threshold voltage, called the scan pulse, and the opposite polarity "refresh" pulse , which is necessary for the panel to emit light. The refresh pulse is usually applied to all rows at one time while the scan pulse is applied to one row at a time (starting with row #1), similar to a television raster scan.

Depending on the data to be displayed in each column, the column electrode electronics supply a voltage of opposite polarity to the row scan pulse. This combination of row and column voltage across the phosphor will exceed the threshold and cause the phosphor in areas between the energized row electrodes and the energized column electrodes to glow. This sequence, applied to successive rows, causes certain portions of the display to be illuminated.

Because the phosphor requires successive pulses of opposite polarity to operate, an opposite polarity refresh pulse is applied to all row electrodes simultaneously while the column drivers are kept at ground. The sequence then begins again at row #1 with the next frame of data. Figure 2 is a representative timing diagram of the signals applied to a TFEL panel showing the first four rows and the first column.

Due to the fact that the phosphor illumination threshold has a slope of illumination versus applied voltage within a short range, the column drive electronics can be made to vary the applied voltage within this range, dictated by the intensity of light desired for a particular element on the display. By this means, a gray shade image can be created using the EL display.



Figure 1: Block diagram of the driver system for a TFEL (Thin Film Electroluminescent) panel. Note that the column drivers have two data lines with interleaved pixel data.



Figure 2: Simplified diagram illustrating row and column timing to operate an EL Panel. V_{REF} only lights pixels that were turned on by V_{SCAN} and V_{PP} pulses in the previous frame of information.

Row Drivers (HV51, HV52, HV70)

To allow the open drain outputs to provide the opposite polarity pulses to the panel, the sources of the output MOSFETs must be switched between the different voltages required for the panel.

Since these MOSFET source connections are connected to chip ground, the entire device needs to be isolated or "floated" from the system ground. The control signals to the row driver chips therefore must be opto-isolated from the system ground. Figure 3 shows a simplified way to accomplish this.

The two high voltage supplies are switched to the row substrate (driver chip ground) using MOSFET switches. Application of the voltages to the panel is as follows: The refresh pulse is applied to the entire panel at the same time by pulsing on "C," forward biasing the body-drain diodes on all row outputs. The panel is returned to ground by pulsing "D" while having all the row driver outputs on. The scan pulse is applied, one row at a time, by pulsing on "A" while the selected row output is on. The selected row is returned to ground by turning on "B." The next row to be scanned is then selected, and the scan is repeated; first "A," then "B." When the entire panel has been scanned, the refresh sequence is executed; first "C," then "D." The scan cycle then begins again. In this way the proper voltages and sequences are applied to the panel for operation.

Monolevel Column Driver (HV577)

The column drivers are used to apply the data to be displayed onto the panel. The data for each row of picture elements (pixels) is loaded into all the column drivers serially and latched into the output latches. The outputs are thus turned to their desired state, and then the high voltage (V_{PP}) is applied. Columns selected for data display are connected to V_{PP} through the CMOS output and are pulled up to V_{PP}. The combination of the column V_{PP} and the selected row voltage will cause selected pixels to light in that particular row.

During the time that the data for one row is being displayed, the data for the next row is being loaded into the shift registers, awaiting the display of the next row. When a row is completed, the column driver V_{PP} is brought low and the data waiting in the shift register is loaded into the output latches. The cycle then begins again for each successive row.

The column drivers are designed with a serial shift register output for use in cascading the column drivers together. This allows the data for one row to be loaded serially, using one serial input at the first column driver device.

Gray Scale Column Driver (HV38)

This device is designed to take four data inputs in parallel into four shift registers. The data is then taken from equivalent stages of each shift register and converted to an analog level, 1 of 16 between ground and V_{PP}. This is done by a digital counter using four bits of input data. The counter is preset with data counting down to turn off a transistor. This transistor isolates a ramp input (VR) from an internal storage capacitor, which controls a CMOS output stage. The output voltage therefore represents the value of the ramp voltage (VR) at the time the counter for each output counted down. This voltage, applied to the column of the panel, combines with the row scan voltage to vary the light output from each pixel in the selected row.

Panel Brightness

The varying brightness of an EL panel by voltage variation can only achieve a limited range. Dramatically increased panel output such as required by panels to be operated in direct sunlight, requires another method of increasing output. This is done by increasing the panel frame rate, or refresh rate. Normal CRT based systems work on a 60Hz frame rate. Most applications of EL panels replacing CRTs, then, also operate at this rate. This is fine for office and home use but does not provide enough brightness to accommodate most military applications. By increasing the refresh rate up to tenfold, a dramatic increase in brightness can be achieved.

This increase in refresh rate requires some changes in the column driver configuration. Instead of cascading all the column drivers together, each column driver shift register input is driven in parallel by the controlling system at the same time. This increases the number of data lines required but allows the data to be loaded much faster, enabling the faster frame rates desired. The row drivers are used at a much slower rate, so no changes are required to achieve faster operation.



Figure 3: Row driver panel switching block diagram.

Cascading Encoder-Decoder

The Supertex family of encoder-decoder devices allows address matching of up to 32,768 different codes. Four bits of data can be sent to up to 2048 different receive devices. This has been adequate for the vast majority of applications. Some applications, however, require even more addressing capability than the largest part can offer.

A cable TV control system, with which a cable company would want to control operation of all the decoders in their area, is one application in which the possible remote addresses could number more than 32,768. Another possible use is remote meter reading of domestic and industrial power meters by the local utility company. This offers tremendous savings in labor costs over manual meter reading. Both of these applications require a low cost, simple means of implementing single unit identity coding of a large number of remote devices. The Supertex ED devices offer this capability.

Mode of Operation

Figure 1 shows a simple means of cascading two ED devices to allow more than 1.07×10^9 addresses. The basic requirement for using this design is that the transmission into the receiver consists of two ED-style data packets (preamble and data) separated by a short interval. The first data packet will go to the primary ED device (ED #1) and the second data packet will go to the secondary ED device (ED #2). These groups of two data packets must be separated by a much longer delay. Figure 2 is a timing diagram of the operation of this cascaded receiver.



Figure 1



Figure 2

On initial condition, in which the receiver is waiting for an address group to arrive, one-shot IC #1 enables the incoming signal into the Start/Data Input (SDI) of ED #1 while disabling the path to ED #2. When the group arrives, the first data packet is input into ED #1. When this data packet, both preamble and data, have been received by ED #1, the Data Valid (DV) signal will go high, triggering the one-shot. This will disable the SDI input to ED #1. If the data in data packet 1 matched the address data on the ED #1 data pins, then ED #1 Decode/Data Output (DDO) pin will also go high. This and the triggered one-shot enables the path from the signal input to the SDI pin of ED #2. The second data packet will then be received by ED #2 and compared to the data input pins. If the address matches, the ED #2 DDO will go high.

The one-shot timing must be set to allow data packet 2 to be completely received before the one-shot times out and returns to the off condition. This time period will vary depending on the transmission speed of the communication link and the ED speed used. After both data packets have been received and the one-shot has timed out on all the receivers in the system, the transmitter can then send out a new address group.

Address Decode

The circuit shown in Figure 1 and described in the previous section implements the address decode function. The DDO pin on ED #2 should be connected to a device that operates on a positive going edge to signal the correct addressing of both ED #1 and ED #2.

Different combinations of ED devices can give a different number of possible addresses. The following table illustrates these possibilities:

ED #1	ED #2	# of possible addresses
ED-15	ED-15	1,073,741,824
ED-15	ED-9	16,777,220
ED-15	ED-5	1,048,576

The ED-9 cannot be used in the ED #1 position because it does not have a DV output available.

Address and Data

Often it is necessary not only to address a particular device within a large number of devices in a system, but also to send some amount of data only to that device. The ED-11 and DC-7 devices easily implement this capability in the cascaded design. Figure 3 illustrates a data transmission variation of the cascade circuit.

The input controls for ED #1 and #2 operate the same as for the address matching case. In this case, however, the Serial Data Output (SDO) and Data Clock (DC) of ED #2 are connected to a 4094 serial to parallel shift register. The SDO is connected to the Data In pin, while the DC is connected to the Clock pin to clock the data into the shift register. The rising edge of the ED #2 DDO signal is converted to a pulse and used to transfer the data from the shift register to the parallel output latches of the 4094 if the



Figure 3

address match is detected. The DDO pulse is also available from the receiver system as an interrupt to the external circuitry signalling the arrival of data from the transmitter.

ED #1	ED #2	Data Bits	Address Combinations
ED-15	ED-11	4	67,108,864
ED-15	DC-7	8	4,194,304
ED-15	ED-5	15	32,768 *special case
ED-5	ED-11	4	65,536
ED-5	DC-7	8	4,098
ED-5	ED-5	15	32 *special case

* The special cases noted above represent a situation in which 15 data bits must be received. This is implemented by using ED #1 only for address matching and using ED #2 only for data reception. To receive 15 bits, two 4094s must be serially connected to form a 16 bit shift register. The Data Valid (DV) output of ED #2 would be connected in place of the DDO output to strobe the data into the latches of the 4094s.

Transmitter

The transmitter used to address this receiver design would normally be microprocessor controlled, with a peripheral adapter port connected to the data pins of an ED-15 device. The data pins could be changed to implement the data packet #1 and #2 by the much faster microprocessor. Alternatively, two ED-15s could be OR-gated to a transmission media and controlled by normal logic.

Conclusion

This application should help implement a simple low cost means to address a large number of remote devices in an addressing system. If there are any questions or suggestions for improvement, please contact the applications engineering department at Supertex.

DC-7, ED-5, ED-9, ED-11 Applications

The Supertex "ED Family" of remote control encoder/decoder chips has almost unlimited uses. To make the user aware of some of the salient features of these unique ICs, we have put together this application note. When used in conjunction with the data sheet for these parts, most of the questions that may arise from attempts to design systems around them may be answered.

Remote Control Systems

As electronic systems become increasingly more sophisticated, the need to perform certain functions at a distance becomes increasingly important. In many cases, the need arises for central automatic control of remote operations. Here, too, remote control devices are necessary. Until recently, remote control of various functions required a plethora of discrete circuits, raising the cost, in many cases, to prohibitive levels. Recently the MOS LSI industry has responded with integrated circuits of varying usefulness and complexity. Most of these ICs are geared to perform a single task such as opening garage doors, controlling TV functions, and the like. Until now, all remote control ICs were sold in a set; i.e., a separate encoder and decoder. The Supertex EDs on the other hand are a single chip. The encode/decode function is determined by a programming pin, which is tied to V_{DD} for the encode function and V_{SS} for the decode function. Having only one chip reduces the complexity of purchasing remote control. Spares are easier to stock, and reliability is enhanced.

The Supertex EDs

In addition to the "lock-and-key" feature of ED codability, the ED-11 has the feature of being able to transmit and receive 4 additional bits of binary data which are available at the decoder's output. The DC-7 has 8 bits of data. These can be used to perform tasks such as channel recognition (with digital readouts), microprocessor interface and event sequencing. This feature makes the ED family of encoders/decoders extremely versatile.



Figure 1: Basic two-wire ED system

Simple, Two-Wire Interface Utilizing ED-15s

The basic application for the ED-15 is the simple two wire interface. This configuration is useful for optimizing ED parameters such as encoder/decoder frequency stability, and lockup time. It is also a useful way of observing waveforms and can be invaluable for troubleshooting a more complicated system using other transmission media.

In Figure 1, the output is not latched and will stay high only so long as the trigger circuit keeps cycling the encoder. The CMOS oscillator is necessary to produce the start pulse. By utilizing an oscillator, it is possible to get a continuous data stream. This is useful for observing all waveforms involved. The start pulse oscillator can even be used to trigger the scope, making the waveforms easy to sync. The wire used can be just a jumper when both encoder and decoder are on the same breadboard, but twisted pair or shielded cable should be used for long runs.

ED-11, DC-7 System Utilizing Hardwire Transmission and Output Latches for Additional Data

As stated earlier, one of the great features of the ED family of encoder/decoders is the ability of the ED-11 and ED-5 to transmit 4 bits of binary code along with the "lock-and-key" recognition bits, the DC-7 to transmit 8 bits of binary code along with the "lock-and-key" recognition bits, and these 4 or 8 bits to appear at the data clock output of the receiver. This feature allows the transmission of useful data instead of just the "code valid" output common to other so-called remote control encoder/decoders. The following is an adaptation of the hard-wired system seen above. The difference is that even though an ED-15 is used for the encoder, an ED-11 is used for the receiver, and this data is decoded for use as a parallel latched data bus. Of course, since the last 4 bits in the ED-11 are used as actual transmitted non-dedicated data, it has only 2048 different possible code combinations instead of the 32,768 combinations possible with the ED-15 system. The trigger circuit is the same as above and will be represented from here on only as a block diagram.

In Figure 2, an ED-11 can be used for the transmitter as well as for the receiver. An ED-15 is shown to illustrate the compatibility of the ED family of encoder/decoders. The 4015 in the circuit is a serial to parallel converter and the 4042 is a quad 4-bit latch. The data valid pin is used to clock the parallel data into the latch and Q as well as $\overline{Q}$ outputs are available on this IC. The bit sequence chart is given below the schematic to show the relationship of the "key-code" bits to the last 4 data bits.



Figure 2: ED system with latched parallel data out



Figure 3: DC-7 system with latched parallel data out

In Figure 3, a DC-7 can be used for the transmitters as well as for the receiver. An ED-15 is shown to illustrate the compatibility of the ED family of encoder/decoders. The 4094 in the circuit is a serial to parallel converter and an 8-bit latch. This circuit demonstrates the use of the DC-7 in which both the data and address can be transmitted from one location to another and both the data and address of the transmitter recovered. In an application in which only the data is to be recovered and a special address assigned to the receiver, the D/DO signal should be connected to the 4094 and only the TOP 4094 used. In a system in which all incoming data and addresses are to be decoded the DV signal would be connected to both 4094s as shown. The bit sequence chart is given below the schematic to show the relationship of the "key-code" bits to the last 8 data bits.

Infrared Transmission

Often it is necessary to transmit data over some distance without wires. In such an instance it is necessary to couple the data (in this case from ED-series encoder/decoders) by way of some transmission media. Here is a simple but effective way to use IR as a medium for signalling between two EDs.

The circuit in Figure 4 is designed so that the ED-15 is operating at 25KHz. The output of the chip (Pin 7) is applied to an NPN transistor gated with a 3.3KΩ base resistor to act as a switch. The data stream turns the 2N4401 hard on or off depending upon the coded state. This in turn switches on and off the Monsanto MV5000 series infrared LEDs. Three of the LEDs are used to make aiming at the receiver easier.

The receiver circuit consists of a three-stage amplifier (the CA 3035) with Siemens BP104IR photo diodes arrayed for maximum coverage of the reception area. The output of the CA3035 is then applied to the ED-15 receiver chip and the signal is decoded in the normal way. The range of this setup should be about 10 meters.

Even though in this application the ED-15 is shown, it will work equally well with any of the other ED ICs. This application can be combined with the application in Figure 2 to provide 4 bits of parallel data or Figure 3 to provide 8 bits of parallel data to operate displays, relays, etc.



Figure 4: IR remote control transmitter/receiver



Figure 5: Block Diagram showing basic configuration for transmitting microprocessor data over remote control system using ED-11s as encode/decode



Figure 6: ED system illustrating "handshaking" capabilities of Supertex ED-11s



Figure 7: Possible timing diagram for circuit shown in Figure 5

Microprocessor Interface to ED-11, ED-5

It is possible to use the ED-11 and the ED-5 in conjunction with an 8-bit microprocessor to remotely control functions at a distance.

Because of the Supertex ED system's "single chip" approach to encode-decode remote control, it is possible to use these ICs in a "hand-shaking" arrangement, allowing for 2-way communication between 2 or more microprocessors with a 4-bit data word. To do this, an 8-bit μp is required, 4 bits are used as data, and the remaining bits control the EDs and associated logic required to change the system from a data transmission system to a data receiving system.

In Figure 6, an 8-bit microprocessor such as a 6502 or 6800 is used to enable the ED-11 or ED-5 to transmit data to another 8-bit microprocessor telling it to perform some function. When the transmitting μP is finished sending its message, it returns to the "receiver" mode. The interrogated μP then performs its function and switches itself to the "transmit" mode and sends confirmation back to the first μP.

In Figure 7, a "possible" timing diagram is shown for such an application. One can see that DB6 or transmit enable is actuated first. With all of the gates shown in Figure 6 now in the "transmit" mode, DB5 sends out a trigger pulse to the ED chip. This initiates a data transmission (shown as D/DO in the timing diagram). At the end of this data transmission DB6 drops back low, returning the ED and data systems to the "receive" mode. For RF transmission the DB6 signal can also be used (via a buffer) to drive a relay to key the RF transceiver to the transmit mode. The μP software for such an application would have to be developed by the user, and the circuit diagram shown here is only a suggestion. Microprocessor information used in this circuit is from the 6502 or 6800 literature and assumes its use.

ED "Carrier Current" One-Way Remote Control System

In the following application (Figure 8), the AC power lines running through a house or office building are used to transmit data from one ED to another. Such a system is an ideal way to interconnect multiple smoke alarms, turn on or off appliances from a central location, or monitor energy use in the home or plant.

This particular circuit (Figure 9) utilizes 160KHz as the transmission frequency. The reason that this frequency is used is that it has been shown that "around" 160KHz is the best compromise between noise and capacitive attenuation of typical building wiring. One of the major problems with "carrier current" communication devices is that house wiring is a very difficult transmission medium. Most building codes require that buildings be wired with a large two-conductor solid wire called "ROMEX." Since both conductors are jacketed together, the capacitance between them is quite high and the attenuation of high frequencies is considerable. To compound this problem many building codes require that

the wiring be conduited. This will be found mostly in commercial and multiple-dwelling buildings, but since the conduit is ground, the capacitance is even greater. Another problem with building wiring as a communication medium is the fact that many appliances hooked to the wiring are large inductive loads (motors, power transformers, etc.). When these inductors are in parallel with the ROMEX, very effective high frequency filters are formed.

External Oscillator for ED-15, ED-11, ED-5, DC-7

Often it is desired to drive the ED-series devices with an external clock. Due to external considerations it is not recommended in the general case.



Figure 8: Carrier Current Transmitter



Figure 9: Carrier Current Receiver. 160KHz transformer consists of an 18x11mm ungapped pot core (Siemens, ferrocube, etc.) utilizing magnetics incorporated type "F" material wound with 80-1/2 turns of No. 35 wire for the secondary and 4-1/2 turns for the primary. This gives a turns ratio of approximately 15 to 1.

However, the ED-15, ED-11, ED-5 and DC-7 device types may be externally driven in the transmission mode if certain precautions are taken. Using the circuit in Figure 10 will allow driving of the transmitter chip. The external oscillator MUST be gated on only during the transmission time after the START pulse. During all other times the O/I pin MUST be held high. The DRS signal in the transmit mode is a convenient signal to use as a gate for this purpose. A 1KΩ resistor in series will minimize possible current spikes inside the device. The gates shown in Figure 10 should be CMOS logic and share the same V_{DD} used on the ED device.

The synchronizing characteristics of the ED series in the receive mode do not allow an external oscillator to be used. The use of the data sheet curves will allow calculation of the resistor and capacitor network to use on the receiver to match frequencies with the external clock of the transmitter.



Figure 10: External oscillator gate for ED-15, ED-11, ED-5, DC-7 transmission mode only.

3

Encoder-Decoders for Power Line Carrier Remote Control

Power Line Carrier Communication is starting to emerge as a viable, cost effective means for control and information exchange in both consumer and industrial applications.

Energy Management Systems for heating, air conditioning and lighting control are obvious examples of the use of the power line as a communication link. A system is shown in Figure 1 using Supertex Encoders and Decoders for transmitting and receiving control information over the power line. The prototype system was designed to allow remote On/Off and brightness control for a fluorescent lighting fixture using a dimming ballast. The design was simple and implemented in about a week's time.

System Description

The system uses an ED Encoder-Decoder chip set to generate the Power Line control messages and to decode the messages for appropriate action. The system transmitter is able to selectively address 32 different receivers and transmit 16 different control commands to the receivers that are connected to the AC power line.

The control message is coupled to the AC power line by a Signetics NE5050 Power Line Modem. The modem takes a serial bit stream, generated by the ED-9, and turns it into a series of 125KHz bursts. Each burst represents a digital "1" in the serial bit stream. This series of 125KHz bursts is transmitted over the AC power line to any receiver that is coupled to the AC line.

The series of 125KHz bursts are received by a second Power Line Modem and translated back into the original serial bit stream generated by the ED-9. This serial bit stream message contains address and control information. The message is decoded by an ED-5 to determine address match and control command. If the address does not match, then the rest of the message is ignored.



Figure 1. System Diagram

When there is an address match at the receiver, the ED-5 will serially transmit the data information into the serial to parallel shift register. The data can then be decoded to determine which of the 16 control commands was transmitted.

Transmitter (Figure 2)

The ED-9 performs address matching only. In this application, the 9 bits that are available for addressing are split into 5 bits of address (D4, D5, D6, D7, D9) and 4 bits of control data (D12-D15). The 5 bits of address are set with dip switches, and the 4 data bits can be set with dip switches or a rotary selector switch.

The transmission of a message is initiated by a pulse on the Start/Data input (SDI). The message baud rate, f_c, is determined by the RC combination of 10K ohms and .039µf at the OI, OR, and OC pins of the ED-9.

$f_c = 0.375/RC = .961KHz$
$T_c = 1/f_c = 1.04ms$
Data Bit Width $= 2T_c = 2.08ms$
Data Clock Width $= 0.5T_c = .52ms$



Figure 2. Transmit Circuit

Message Format (Figure 3)

The message (shown in Figure 3) consists of a preamble burst and a data transmission. The preamble burst is used to synchronize the receiver with the transmitter.

The data transmission consists of 15 bits of information. In this application only 5 bits are used for address information and 4 bits for control information. The data transmission is Manchester encoded. Manchester coding uses the transition from low to high to represent a binary "1" and a transition from high to low to represent a binary "0." With this technique, the first half of each data bit time is always the logical inverse of the second half. This

provides for a level transition during each data-bit time, and allows a synchronized receiver to easily read the correct data, even when large noise spikes are present.



Figure 3. Message Format

Receiver (Figure 4)

The receiver uses an ED-5 in the receive mode by first checking the address of the incoming message against the preset 5-bit address in the receiver unit. If the address in the message matches the receiver address, then the 4-bit control data is serially shifted into the serial-to-parallel shift register. This 4-bit word is now available for further decoding and control.

The message enters the device on the Start/Data Input (SDI) pin. The ED-5 then matches the message address information with the address of the receiver, and if the bits match, the Decode/Data Out (D/DO) pin goes high until the next stream of serial data arrives at the SDI pin. D/DO going high pulses the strobe input to the CD4094. This action resets the shift register, and the DC output from the ED-5 clocks the entire message into the shift register. The last four bits of the message (D12-D15) contain the control information (refer to Figure 5). The control information will be at the outputs of the shift register (Q1-Q4) at the completion of the receive sequence.



Figure 4. Receive Circuit

Power Line Interface

The Power Line Modem was calibrated to transmit a 125KHz burst at a signal level of 7.5 volts p-p into a 50 ohm load. Impedances of residential wiring may be over 50 ohms while industrial impedances may be less than 1 ohm, with the receiver sensitivity set at 15 millivolts.

The AC Power Line

The constraints imposed by the power line interface dictate the overall system operation. The power lines are a hostile environment for signals. The noise on the power line can be put into two categories: broad band and impulse. The broad band noise levels vary from a few to hundreds of millivolts. Impulse noise levels can range from millivolts to tens of volts. Examples of noise sources are light dimmers, universal motors, hair dryers, induction motors, radio and television receivers, and fluorescent lights. In general, noise levels in a factory environment will be much greater than in a residential environment.

The system described in this application note can, depending on the noise level, be affected by impulse noise on the power line. The communication link between the transmitter and receiver is an open loop one way command link. An impulse could cause false command decode if the impulse happened at the time when the receiver was decoding the control data section of the data transmission. The receiver would have to have properly received and decoded the address for the command to be improperly executed.



Figure 5. Data Patterns

Impulse noise could also cause errors in the address section of the data transmission, in which case the control command would be ignored due to improper address match. The effect of impulse noise on the operating system is not as much a problem with the encoder/decoder section but with the power line modem, which is improperly decoding the 125KHz bursts.

The impedance of the line is likewise ill-defined. It may be resistive, inductive or capacitive. Line attenuation is difficult to estimate because it is extremely load dependent. A high-power load can significantly reduce the impedance of the line at the point of connection and thus dominate attenuation for all points of communication that occur beyond the offending load unless that load is isolated with chokes. Capacitive loads can be equally troublesome and are not necessarily associated with high-power loads. Another large component of the net attenuation can be the signal loss incurred in coupling across the multiple windings of a power distribution transformer. This alone can amount to 20 to 40 db, depending on carrier frequency and transformer construction. The system described in this application will have problems communicating to the receiver units if the line attenuation is large enough to load the transmitted signal to a level below the receive sensitivity of the power line modem.

Designing for the Power Line Environment

The application described in this paper is a relatively simple use of existing technology to achieve a low cost means of control communication over the AC power line. The system is very flexible with regards to the ability to add microprocessor intelligence to the transmit and receive ends of the communication link. This added intelligence may be used to overcome some of the problems associated with power line noise.

The microprocessor could be used to allow both receive and transmit at the same location. The microprocessor would enable the use of a closed-loop communication link with the unit that is to be controlled. This ability could be used to obtain status reports from the control unit, to make sure the unit properly responded to control information. In the case of a unit not properly responding to control messages, the controller would simply resend the control message until the unit properly responds. The microprocessor software could also include algorithms that detect power line noise or other power line communication. When noise or communication is detected, the microprocessor would simply wait until the power line was quiet enough for it to transmit its control message.

There are numerous methods for overcoming the problems associated with power line impedance. If the problem is due to the transmitted signal level, then line drivers can be added to boost the transmitted signal level. If the problem is due to cross phase attenuation caused by transformers, then a capacitor can be used to couple the communication signal across the windings.

The primary problem that everybody is faced with when interfacing to the power line is that the communication media (power line) is different at each installation. The key is to offer a system that is flexible enough to adapt to the demands of the environment.

Summary

Flexibility of the Supertex Encoder-Decoder devices can be utilized to make practical a simple power line interface design that has the capability to transmit data bidirectionally as well as the simple address match On/Off function. This design is only a representation of the many possible new product designs that can result from the use of the Supertex Encoder-Decoder in power line systems.

Encoder-Decoders for Telemetry and Control

Today's industrial environment is the site of a modern revolution – the newest technology in control electronics is available for even the simplest task, at a reasonable price. New techniques of measurement offer increased speed and accuracy with low-cost simplicity. But, interfacing these components in the electrically noisy environment of a modern factory has proved to be a difficult problem. Motors, switches and other high-voltage, high current components used in a factory create a difficult environment for the transmission of the digital signals of the new electronics technology.

A device for maintaining digital data integrity while allowing simple transmission in a factory environment is needed. This device should be easy to interface with (or without) a microprocessor, offer serial transmission to minimize wiring, and be inexpensive. Additional features would include address recognition, so that several devices could be attached to the same control loop, and two-way communication capability.

A family of products meets these requirements. Designed originally for garage-door openers, this series of Encoder-Decoders has performed in many control and telemetry applications, including control loops, cordless phones, security systems, wildlife tracking, pagers, etc. Control loops are addressed here.

Device Description

ED Encoder-Decoders use an address-matching technique. They use CMOS technology to provide low power consumption for battery-operated systems.

Table 1 lists the basic characteristics. The ED-9 performs address-matching only, in the smallest package for lowest cost. The DC-7 allows a combination of 7-bit data transmission for microprocessor applications.

All can be used in either the Transmit or Receive mode by changing the logic level of the T/R pin. This allows the same device to be switched for two-way communications, thus reducing the cost and parts count.

The devices have an on-chip oscillator, using only a resistor and capacitor to set the clock frequency for device operation. The basic clock frequency is 20KHz, with a serial transmission frequency being 1/4 that. The actual data flow rate, which must allow for preamble and delay times, works out to be one "word" every 6.7ms.

Device	Number of Address Bits	Number of Data Bits	Serial Output
ED5	5	0	Yes
DC7	7	8	Yes
ED9	9	0	No
ED11	11	4	Yes
ED15	15	0	Yes

Table 1. ED Series of Encoder-Decoders

Data Transmission

The data transmission for the ED family is a 15-bit serial data "packet" with a 12-bit preamble. The data is Manchester encoded to provide noise immunity.

Manchester code (as implemented in the ED series) divides the time for each data bit in the serial string into two halves. A binary 1 becomes a transition from low to high; a binary 0 becomes a transition from high to low (Figure 1). The first half of each data bit time is always the logical inverse of the second half. This provides for a level of transition (high-to-low or low-to-high) during each data-bit time, and allows a synchronized receiver to easily read the correct data, even when large noise spikes are present. Figure 1 illustrates the Manchester-encoding method.

Each preamble burst, which is sent before the data bits, consists of 12 consecutive bits. The preamble is sent because the receiver of the transmitted signal, another ED family device, has no way of inherently synchronizing with the transmitter. The preamble burst allows a digital phase-locked loop (used in the Receive mode) to "lock in" to the transmitted signal. Then, when the actual data arrives, after the preamble, the Receive device can correctly extract the data from the bit stream. The Receive device also generates a clock signal which is in phase with the data stream (described later).

In the Transmission mode of operation a pulse on the Start/Data Input (SDI) will initiate the transmission of the data packet. The device will send a complete data packet (preamble and data) for each pulse on the start pin.

In the Receive mode, three functional options are available, depending on which device is selected: address matching, data recovery, or a combination of the two. All devices, when enabled in the Receive mode, accept a serial data packet generated by any other ED device. The serial data enters the device on the Start/Data Input (SDI) pin. The 12-bit preamble burst, which arrives first, is routed to the digital phase-locked loop to start and synchronize the R-C oscillator on the device. The 15-bit data word is the next to arrive. This is where the functional types differ.

Matching Operation

In the Receive mode, the data input pins are used to input data to be matched with the data received from the serial transmission. Each device is designed to "match" a different number of bits. If the bits on the data pins exactly match the received data, the Decode/Data Out (DDO) pin goes high until the next stream of serial data arrives at the SDI pin. If the data bits do not match, the DDO pin remains low. This is how the original application to garage-door openers was implemented, and it is the only function that the ED-9 can perform. As shown in Table 1, the ED-9 has no serial data output.

Courtesy Measurement and Controls Magazine



Figure 1. Manchester code converts a binary 1 into a low-high transition, and a binary 0 into a high-low transition.

Data Recovery

All the other ED series devices (ED-15, ED-11, ED-5, DC-7) can be used for data recovery. In these, the received data is carried through the device unaltered, and output on the Serial Data Out (SDO) pin. At the same time, the clock signal is output at the Data Clock (DC) pin. The leading edge of each clock pulse is situated during the time that the data on the SDO pin is correct (valid). The data clock signal can thus be used to load the correct received data into an external shift register for other uses.

This function does not depend on the data-making function, and can be used regardless of whether the data on the data pins matches the received data. When a data word is received, matched or not, the Data Valid (DV) pin goes high to signal the reception of a complete data word. This signal can be used to signal an awaiting system that data is present in the shift register.

Two of these devices (ED-11, DC-7) can use both functions simultaneously to achieve more capability. Both have 15 data input pins, one for each data bit in the Transmission mode. In the Receive mode, however, not all 15 data input pins are matched to the incoming data. In the ED-11, only the 11 most-significant data bits are matched; the 4 least-significant bits are ignored. The DC-7 matches only the 7 most-significant bits of the data; the 8 least-significant bits (1 byte) are ignored. This allows these devices to be used to transmit data (4 bits or 8 bits) to a receiver that is selected by the matching codes (11 bits or 7 bits). The use of this capability will be explained.

Communication media can be via (1) RF transmission (as in garage-door openers), (2) a long direct wire hookup, with digital line drivers, (3) infrared optical link or (4) fiber optic line. Use of the devices is independent of the communication medium used; presentation of a digital serial signal to the receiver input is all that is required. In the following application examples, although one particular communication medium is described, others could be substituted wherever desired.

Microprocessor Interfacing

ED devices are easily interfaced to microprocessor systems for either transmission or reception. If you are working directly with the microprocessor device and using assembly language, the task is made simpler because the microprocessor is fast compared to the ED devices. For data transmission, direct hookup to a Peripheral Interface Adapter (PIA), of the correct number of parallel bits to correspond to the data input pins on the ED device is the simplest interface. An alternative would be using one output from a PIA into a serial shift-register corresponding to the ED data input pins. A simple start pulse generated by the microprocessor after the data bits are set will then send the data out. Figure 2 illustrates these methods.

For the Receive mode, several types of interface are possible, depending on the receive function required. For address-match recognition only, the Data Input pins would be set by manual dip switches, and the Decode pin DDO would be connected to the microprocessor, either on a PIA pin or an Interrupt input. This would tell the microprocessor that a transmitter had called its "name."

For reception of data through an ED device to a microprocessor directly, the ED device would be connected to a serial shift register through the SDO and DC function, to latch the data into parallel format. This shift register would be connected to an input PIA. Either the Data Valid (DV) or Decode (DDO) signal would be used to signal the microprocessor (via an Interrupt input) that data was available to the PIA. The DDO signal would be used only with the ED-11 or DC-7, which combine the matching function with data transmission.

An alternate method of interfacing the ED series device to a fast microprocessor is to connect the serial data output directly to a PIA pin, and use the Data Clock (DC) output as an interrupt to tell the microprocessor that the nest data bit is available. Fast response is necessary in this case.

A third method of interface for data reception is to use a tri-state output shift register, attached directly to the data bus of the microprocessor. An interrupt input from the DDO or DV will let the microprocessor read the data from the shift register in a similar manner as data is read from memory.

These are some of the more common interface possibilities available. Interface to a bundled system where an external parallel port is used may limit input flexibility due to the software overhead involved in using higher-level languages, but effective interface is still easily accomplished.



Figure 2. Peripheral Interface Adapter (PIA) interfaces microprocessor and ED-15 for data transmission.

Basic Systems

The simplest use of the ED device is where one transmitter is used with one receiver. For address matching (such as a garage-door opener), the devices are used as shown in Figure 3. The start pulse is generated by a simple push-button. Switch bounce is not a problem because these devices "restart" the transmission each time the SDI pin pulses. Therefore, the last "bounce" will send a complete data packet, which will be received correctly. When the transmission is completed, the Data Valid (DV) pin goes high to signal a successful reception of a correctly formatted signal. If the input data stream also matches the receive device Data Input pins, the Decode Output (DDO) pin also goes high at this time.

A similar simple application for data transmission would use an ED device with serial Data Output and Data Clock to allow data collection at the receiver. In Figure 4, one DC-7 and one ED-15 are used, with the data byte latched into a 4094 serial-to-parallel shift register.



Figure 3. Address matching use.



Figure 4. Addressed data transmission. Data is loaded into a shift register and latched if the transmitted address matches the receive address.

Multipoint Control Network

ED-11 or DC-7 devices can be used to implement a simple, low cost multipoint control network using a serial loop daisy-chained to each controlled system. Figure 5A illustrates this interconnect scheme. One transmission device is connected to a common serial data bus with multiple receivers, one per controlled system. The number of receive devices possible is determined by the number of address bits implemented in the transmit and receive devices. The DC-7 can address 128 receivers; the ED-11 can address 2048 receivers.

The transmitting ED device in this type of network is normally connected to a microcomputer of some kind, while the receivers may interface directly to the controlled system. In operation, the microprocessor will select the data word to initiate the desired function in that system. This information is then placed on the Data Input pins or the transmission ED device, and a Start pulse applied to the SDI pin. The serial transmission will be received by all ED devices in the network; however, only the device with a similar address pin code will match and raise the DDO pin high. The SDO pins of the receiver EDs are each connected to serial-parallel shift registers to capture the data word portion of the transmission. The system with the address match will read the command word form the shift register and execute the command.

The serial wire loop is only one implementation of this type of control network. A multipoint "star" type of network (Figure 5B), ideal for a factory floor where visibility is good, could be implemented easily using an infrared transmitter at the control station. Each receiver station would use a infrared detector to receive the signal; no wiring is necessary. Additional receive stations are easily added to the network.



Figure 5. Multipoint one-way control network.

A Bidirectional Network

An enhancement to the network described in the previous section is to implement two-way communication. Many applications require this flexibility, where a controller needs to monitor the status of a remote system, or have a remote instrument make a measurement and report the results to the central controller. This type of network, where the controller sends out a request and receives a response, is called a "polled" system; it is the simplest way to implement two-way communication. No interrupt conflicts are involved, and the controller selects the priority in which the controlled systems are queried.

The capability of ED devices to be switched between transmitter and receiver allows low-cost implementation of two-way communication with a minimum number of parts. Using a microprocessor with the ED data input pins attached to a Peripheral Interface Adapter (PIA) port is the simplest method, although discrete logic is usable for less complex requirements. Figure 6 shows one possible configuration.

The interaction between a controller and a remote system is straightforward. The controller will transmit an address and data word, as in the one-way network explained previously. It will then switch the ED device to Receive mode, connecting the SDI pin to the network transmission medium and monitoring the Data Valid (DV) pin for a signal that a transmission has been received. The SDO and DC pins of the controller are connected to a shift register to receive the information from the remote system.

The remote system, with its ED device in the Receive mode, receives the transmission from the controller and matches the address to the status of its Data Input pins. At the same time, the data word is latched into a shift register through the SDO and DC pins. If an address match is found, the remote system then takes the data word from the shift register and executes the command. If data or status is to be sent back to the controller, the remote system will then apply the data to be sent back to the controller on the Data Input pins associated with the data bits of the transmitted packet. The Decode Data Out (DDO) pin is connected to the transmission media, and Start pulse is applied to the SDI pin. The remote ED device then will transmit the address and data to the controller. The remote system transmits its own address back to the controller with the data to prevent other remote systems from receiving and decoding the transmission in error.

In this type of network interaction, some timing constraints must be met. The controller, when sending out a request and awaiting an answer, must have a time-out feature to prevent lockup of the system if the receiver does not receive the request. After the controller sends its message, it should wait an appropriate time and then resend the message.



Figure 6. Bidirectional communication.

High Voltage Pulser Circuits

Introduction

The high voltage pulser circuit shown in Figure 1 utilizes Supertex complementary N- and P-channel DMOS transistors to achieve excellent performance and efficiency with minimal components. The output voltage swings are -100V to +100V. Rise and fall times are less than 10 nsec while sourcing and sinking over 0.75 and 1.0 amps respectively. The output is conveniently controlled by TTL or CMOS input signals.

High voltage, high speed, and high current pulses at low duty cycles are required in several applications. Ultrasound cleaning equipment, flaw detection, medical imaging, and test instruments are but a few examples. Complementary N- and P-channel DMOS transistors, VN1304N3, VP1304N3, TN0102N3, TP0102N3, TP0620N3, and TN0620N3 are used for their low threshold voltages, low input capacitances and high output current capabilities. These are essential features to generate high voltage pulses with high speeds and currents. Another aspect considered was their cost-effective TO-92 package, which saves board space.



Figure 1. High Voltage Pulser

Circuit Description/Design Considerations

The high voltage pulser in Figure 1 consists of 3 basic stages: (A) input signal interface, (B) high current buffer and level translation, and (C) high voltage and current output drivers. Each stage has its own specific requirements for device parameters, which will be discussed in the following section.

Stage 1:

Stage 1, consisting of VN1304N3 and VP1304N3, is an input stage to interface directly with TTL or CMOS logic signals. Low input capacitance and fast switching speed are the most important considerations in this stage. The VN1304N3 and VP1304N3 are chosen for their low input capacitance, 35pF maximum, and their 2nS typical/5nS maximum td(on), tr, td(off) and tf switching speed. This will minimize loading and distortion on the input drive signals. Often the input signals are from fairly resistive sources, which may be in the order of 100's of ohms, creating large RC constants. Low C_{ISS} and C_{RSS} will allow the gate voltage to charge past the transistors' threshold voltage rapidly, to accomplish high speed switching.

The low threshold ratings will accommodate TTL and CMOS compatibility. Max threshold ratings, $V_{GS(th)}$, for VN1304N3 and VP1304N3 are 2.4V and -3.5V respectively. For the 'worst case' design consideration, VN1304N3 will turn on when the input signal voltage reaches 2.4V. For a given input signal voltage rise and fall time of 50 nsec for 0 to 10V, the time required for the input to reach 2.4V is 12 nsec. For VP1304N3, time required to turn on is about 35 nsec. Once the devices are turned on, the output voltage rising and falling edges will have a waveform similar to that of an RC circuit where R is the on-resistance of the transistor and C is the total equivalent capacitance the transistor is driving.

In addition to performing the interface to TTL and CMOS signals and improving rise and fall times, Stage 1 is also a high current low impedance buffer. Output currents of more than 250mA source and 500mA sink (based on $I_{D(ON)}$ specifications of these devices) are available to adequately drive the inputs of the 2nd stage.

Stage 2:

Stage 2 provides high output peak currents, improves rise and fall times, and performs high voltage level translation. This stage consists of device types TN0102N3 & TP0102N3. The Supertex low threshold DMOS transistors TN0102N3 and TP0102N3 provide typical output peak currents of 2.8 amps sink and 1.7A source. Such high currents are required to adequately drive the input capacitances, including Miller effect of the output transistors, to accomplish fast switching speeds. The low threshold guaranteed maximum limits of 1.6V and -2.4V for TN0102N3 and TP0102N3 respectively will further improve rise and fall time transitions. Resistor R and Capacitor C provide the DC level shifting. Value of C should be much larger than C_{IN} of the output stage where C_{IN} is equal to C_{ISS} plus Miller effect: $C_{IN} = C_{ISS} + C_{RSS}$ $(G_{FS} \cdot R_L)$. Resistor value R is selected such that time constant RC is much greater than the output high voltage pulse width required.

With the source at +100V, gate voltage driving the P-channel of the output stage are +100V and +90V to provide gate-to-source drives of 0V and -10V. Similarly for the N-channel, with the source at -100V, gate voltages are -100V and -90V to provide 0V and +10V gate-to-source drives.

Stage 3:

Stage 3 is the output stage and consists of Supertex low threshold DMOS discrete transistors TP0620N3 and TN0620N3. These devices have a breakdown voltage rating of 200V minimum. Output voltage swings can switch from -100V to +100V. Input capacitance is increased due to Miller effect, $C_{IN} = C_{ISS} + C_{RSS}$ $(G_{FS} \cdot R_L)$. Low C_{RSS} & C_{ISS} capacitance, high output current, low on-resistance and 200V breakdown voltage are required parameters for the output transistors. The Supertex TP0620N3 and TN0620N3 are ideally suited. Their guaranteed parameters are listed in Table 1:

During power up and power down conditions, it is possible for transient voltages greater than 20V to appear across the gate-to-source on the output transistors. Maximum gate-to-source voltage, V_{GS}, is rated at ±20V. 15V zener diodes are connected across the gate and source of the output transistors to protect against such transient voltages. These diodes will not be zenering during normal operation.

The zener protection diodes can be omitted if V_{PP} and V_{NN} can be ramped slowly to their rail voltages during power up.

Input signals and corresponding voltages are shown in Figure 2. Actual output waveforms with a 100Ω load for a 60 nsec and a 100 nsec positive and negative pulse are shown on Figures 3A to 3D. V_{PP} and V_{NN} voltages can be varied without additional changes within the circuitry. For example, V_{NN} can be -10V and V_{PP} +190V for -10V to +190V pulses. Higher voltages and currents can be accomplished with minimal changes.



Figure 2. Input / Output Signals

Table 1

DEVICE	BV_{DSS} (V) min	$R_{DS(ON)}$(Ω) typ	$R_{DS(ON)}$(Ω) max	$I_{D(ON)}$ (A) min	C_{ISS} (pF) typ	C_{ISS} (pF) max	C_{RSS} (pF) typ	C_{RSS} (pF) max
TN0620N3	200	4.0	6.0	1.0	110	150	10	35
TP0620N3	-200	9.0	12.0	-0.75	110	150	10	35



Figure 3A. 60 nsec Output Pulse



Figure 3B. 100 nsec Output Pulse



Figure 3C. Positive Going Pulse



Figure 3D. Negative Going Pulse

Optional Variations

The high voltage pulser in Figure 1 can be easily modified to suit various high voltage pulser needs. Figures 4A to 4D show some examples.

Figure 4A is a positive high voltage pulser with one end pulling to ground. Basically, components R and C are not needed to drive the N-Channel.

Figures 4B and 4C are high and low side open drain pulsers. Supertex VP0650N3 and VN0650N3 are used to satisfy applications with 500V pulse requirements.

Figure 4D utilizes Supertex VN0550N3 and VP0550N3 for high voltage +250V push-pull 100mA requirements. Max input capacitances of VN0550N3 and VP0550N3 are only 55pF and 60pF respectively. These can be driven directly from Stage 1 with minimal loss in switching speed.

Conclusion

Supertex DMOS transistors are ideal for high speed, high voltage, high current pulsing applications. Bipolar transistors require base currents and time to recover from the saturation region. MOSFETs do not require any DC gate current thus enabling them to be easily driven with a simple AC coupling scheme. Because of Miller effect on the high voltage outputs, large peak currents are essential for the second stage to drive the outputs hard for fast switching speeds. The Supertex line of DMOS transistors has low input capacitance ratings making them ideal candidates for high speed, high voltage pulsing applications.



Figure 4A. Push-Pull Positive High Voltage Pulser



Figure 4B. High Side Open Drain High Voltage Pulser



Figure 4C. Low Side Open Drain High Voltage Pulser



Figure 4D. Push-Pull ±250V High Voltage Pulser

Battery Back-Up Utilizes Low Threshold MOSFETs

Introduction

The simple battery backup circuit shown in Figure 1 utilizes Supertex low threshold DMOS devices to achieve excellent efficiency.

In fact, one of the main reasons why MOSFETs are gaining popularity is that very low voltage drops, which surpass the performance of various kinds of diodes and bipolar transistors, can be achieved. Many other benefits of low gate threshold MOSFETs are explained in the text.

Circuit Description and Operation

The battery backup circuit has two modes: 1) Battery charging, and 2) Battery backup.

1) Battery charging mode

The 120VAC is stepped down via transformer and full-wave rectified by D1, D2, and C1 to 7.5VDC. This 7.5VDC supplies power to RL as well as providing the charging current to the batteries. R1, D3, and D4 generate a 1.2V reference for COMP 1 and 2. D5, R2, R3, C2, and COMP 2 keep Q1 and Q2 off when switch S is closed. The battery, consisting of 5 nickel cadmium cells in series, is being charged with a current set by R8 and the intrinsic drain to source diode of Q2. For fully discharged batteries, there will be a high charge current for a few seconds, rapidly decaying to a slow charge.

As the battery becomes almost fully charged to 6.8V, the current is reduced to a trickle charge current of a few milliamperes. The trickle charge current is further reduced to microamperes when V_{BATT} exceeds 7.0 volts. This is because the voltage across the diode of Q2 is 0.5 volts and will allow only a small amount of current flow. This maintains full charge of the battery, when not in use, over an extended period of operation.

2) Battery backup mode

When switch S is opened, simulating power outage, unplugged equipment, or blown fuse, the circuit goes into battery backup mode. COMP 2 turns Q1 and Q2 on. As V_{BATT} supplies the 60 ohm load, COMP 1 monitors the V_{BATT} voltage keeping it from fully discharging, as complete discharge and subsequent cell voltage reversal can degrade the performance of the NiCd battery. The circuit is designed for the COMP 1 to turn Q1 and Q2 off if V_{BATT} is less than 5.5V and on if greater than 6.5V. The hysteresis is designed to avoid oscillation and is set by R4, R5, R6, and R7.



Figure 1. Battery Back-up Circuit

Design Considerations and Component Selection

The design of this circuit utilizes standard, readily available components. The number and different types of components are minimized. Diodes D1 to D5 are 1N4001. All resistors are standard 1/4 watt, 5% tolerance. National Semiconductor's Dual Comparator LM393N is used for its low biasing current. The battery consists of 5 Eveready nickel cadmium cells in series. The cells are AA size, CH15 with a C rating of 500 mAH.

The most important factor to be considered in the design is the selection of the MOSFETs Q1 and Q2, which are configured as an analog switch. In the battery backup mode, the voltage drop across the MOSFETs must be low to minimize resistive voltage drop and power loss, consequently enhancing battery life.

Supertex TN0602N3, low threshold N-channel DMOS transistors, are selected for their guaranteed low on resistance at low gate drive. Another aspect considered was their cost-effective TO-92 package, which saves board space.

Device Type	$R_{DS(ON)}$ Typical	$R_{DS(ON)}$ Maximum	Test Conditions
TN0602N3	0.9 ohms	1.5 ohms	V_{GS} = 5V, I_D = 750mA
	0.6 ohms	0.75 ohms	V_{GS} = 10V, I_D = 1.5A

Q1 and Q2 are easily turned on with a simple pull-up resistor, R7. For a "worst case" design, $R_{DS(ON)}$ = 1.5 ohms and a load current of 125 mA are used. Maximum voltage drop across Q1 and Q2 works out to only 375 mV. In actual operation, this voltage drop is substantially lower because the typical value of $R_{DS(ON)}$ is 0.8 ohms. The voltage drop across Q1 and Q2 was measured to be 200 mV.

Figure 2 is a discharge curve of V_{BATT} vs Time showing battery backup operation of approximately 4 hours. Figure 3 is a charge curve of the battery.



Figure 2. V_{BATT} Discharge Curve



Figure 3. V_{BATT} Charge Curve

The component selection ensured that basic charging current guidelines for Nicad cells were not violated. Assuming the worst case, using fully discharged batteries, the maximum charging current will be 227mA.

$$\frac{\text{Rectified D.C. voltage - diode drop}}{\text{R8}} = \frac{7.5 - 0.7}{30} = 227\text{mA}$$

This current will last only for a few seconds, and is completely safe for the battery as well as Q2.

In the charging mode, the battery voltage will be between 6.5V to 6.7V for the majority of the time. The charging current will be from

$$\frac{7.5 - 6.5 - 0.7}{30} = 10\text{mA to } \frac{7.5 - 6.7 - 0.7}{30} = 3.3\text{mA}$$

The charge rate will be from $\frac{10\text{mA}}{500\text{mAH}} = 0.02\text{C}$ to $\frac{3.3\text{mA}}{500\text{mAH}} = 0.007\text{C}$ which is very safe for the Nicad cells.

Optional Features

When space is at a premium, Supertex's TN2504N8 provides performance almost identical to TN0602N3, in the SOT-89 (TO-243AA) surface mount package.

Added features such as battery backup mode indicator, low battery voltage early warning, or battery shutdown indicator can be incorporated by using one or more of the optional circuits shown in Figure 4A through 4C. These can be easily modified to interface with a microprocessor in more complex systems.

Nickel cadmium batteries are quite rugged. However, they are prone to damage due to cell voltage reversal if fully discharged. Other kinds of batteries are more sensitive, and may be damaged below a certain voltage per cell, e.g., 1.75V for lead acid.

The circuits shown can be modified to suit other kinds of rechargeable batteries, e.g. lead acid, lead calcium (gel), lithium, etc. For lead acid, the threshold voltage, to disconnect the load from the battery can be adjusted to 1.75 volt per cell.



A) Battery Back-up Mode Indicator

B) Low Battery Voltage Early Warning

C) Battery Shutdown Indicator

Figure 4. Optional Circuitry

Conclusion

Very low drain to source voltage drops can be achieved with MOSFETs. Bipolar transistor performance is limited by VCE (sat) and diodes by VF, depending upon the semiconductor material used. This circuit utilized the following features of MOSFETs:

1) Low drain to source voltage drop.
2) Complete turn-on/off of bidirectional currents.
3) Turn-on with low biasing voltages.
4) No biasing power compared to base current loss in bipolar transistors.
5) Utilization of the intrinsic drain to source diode for limiting charging currents to efficient and safe levels.

The battery backup circuit described demonstrates the benefits of Supertex N-channel low gate threshold devices. These are available in either surface mount (TN2504N8) or TO-92 (TN0602N3) packages. These are ideally suited for battery powered applications. Very often, circuit designs require low on resistance to prolong battery life, low gate drive to meet battery voltage limitations, and small packages to accommodate board space limitations. The Supertex low threshold DMOS discrete transistor family were designed to satisfy such requirements.

Off-Line Compact Universal Linear Regulator

Introduction

An off-line compact universal linear regulator is shown in Figure 1. The regulating device is the Supertex LND150N3. The LND1 is a 500V N-channel depletion mode MOSFET with gate-to-source ESD protection. The regulated voltage, V_{OUT}, is an ideal supply for CMOS ICs and a variety of other circuits that require low current.

Circuit Description

The 120V AC input voltage is rectified by a full bridge, consisting of diodes D_1, D_2, D_3, and D_4. A small filter or smoothing capacitor, C_1, is used to hold the rectified voltage to approximately +170VDC.

The unregulated 170VDC is connected to the drain of the LND1. The LND1 and trimpot R_1 are configured as a 1.0mA constant current source. The 1.0mA constant current flows through R_2 which is a 5.1Kohm resistor to ground. A constant voltage drop of 5.1V is developed across R_2. V_{OUT} is taken as the voltage across R_2 and is used to supply, for example, a simple CMOS timer circuit.

Capacitor C_2 is a low voltage bypass capacitor to supply any peak current required by the CMOS timer circuit during switching transitions. D_5 is a 5.6V zener diode used to clamp transient voltages that may occur during powering up the 120VAC input line. D_5 does not conduct during normal operation.

Calculations for Component Values

C_1 is a 0.1μF 200V capacitor, chosen to minimize ripple on the 170VDC which would affect the regulated output voltage. The minimum value of C_1 is calculated as follows:

$$V_{IN} = A \sin 2\pi ft;\ A = 170V,\ f = 60Hz$$

$$I = C_1 \frac{dv}{dt};\ I = 1.0mA$$

$$dv = \Delta V = A - V_{OUT} - [I_{D(ON)} \bullet R_{DS(ON)}];\ dt = \Delta t = \frac{1}{2f}$$

$$C_1 \geq I \frac{\Delta t}{\Delta V} = (1.0mA)\left(\frac{\frac{1}{2(60Hz)}}{170V - 5.1V - (10mA)(1K\Omega)}\right)$$

$$C_1 \geq 0.054\mu F$$

The LND1 can maintain a virtually constant current over a wide input voltage range. Large ripple voltages on the drain of the LND1 will have very little effect on the output current. The device can also withstand transient voltages up to 500V.



Figure 1. Linear Regulator

The value of the constant current source is a function of R_1, $V_{GS(OFF)}$, and I_{DSS} where $V_{GS(OFF)}$ and I_{DSS} are characteristics of the device. R_1 is a variable resistor adjusted for 1.0 mA and is approximated by:

$$R_1 = \frac{V_{GS(OFF)}}{I_D}\left(\sqrt{I_D/I_{DSS}} - 1\right)$$

where, I_D = desired constant current value,

$V_{GS(OFF)}$ = pinch-off voltage, and

I_{DSS} = saturation current at V_{GS} = 0 V.

$V_{GS(OFF)}$ and I_{DSS} may vary from lot to lot. The range of adjustment for R_1 is calculated for operation over the range of LND1 values for $V_{GS(OFF)}$ and I_{DSS}.

Symbol	Parameter	Min	Max
$V_{GS(OFF)}$	Pinch-off Voltage	-1.0V	-3.0V
I_{DSS}	Saturation Current	-1.0mA	-3.0mA

For the above values, R_1 is calculated to be from 0 to 1.3K ohm. A 10Kohm trimpot is chosen for R_1.

Since the constant current is adjusted to 1.0mA, R_2 is chosen to be 5.1K to obtain a Vout of 5.1 VDC. The value of C_2 is selected to supply the peak current required by the load on V_{OUT} over a period of time. C_2 can be calculated as follows:

$C_2 = I_{OUT}(dt/dV_{OUT})$ where, I_{OUT} = output current

dt = required time duration of I_{OUT}

dV_{OUT} = acceptable change in V_{OUT}

For example, a 10.0mA output peak current for a duration of 1.0µsec with a maximum V_{OUT} drop of 100mV will require a C_2 value of 1.0mA(1.0µsec/100mV) = 0.1µF or greater. C_2 is chosen to be 1.0µF.

Figure 2 is an oscilloscope picture showing the actual voltage waveforms on the drain of the LND1 and V_{OUT}.

Figure 3 is an output characteristic showing the regulation of the circuit over a wide range of input voltage.

Alternative Applications

For a 10V source, R_2 can be replaced with a 10K resistor. Applications requiring multiple voltage references can be generated by using a string of resistors as shown in Figure 4.

The constant current can easily be changed by readjusting R_1 for the desired current. However, the power dissipation on the LND1 should be taken into consideration. P_D for the LND1 in the TO-92 package should not exceed $I_{DS}(V_{IN}-V_{OUT})$ = 600 mW.

Universality

The universality of the linear regulator can benefit a variety of industrial or consumer applications as it can be used from a very wide range of input voltages, anywhere in the world. Input voltages can be up to 450V for linear regulation. Protection is afforded for line voltage transients up to 500V since the LND1 breakdown voltage is guaranteed to be greater than 500V. A simple, low cost, transient protection (e.g., MOV) will protect the circuit from virtually anything, other than a direct lightning strike.

Regulation can also be achieved with AC or DC voltages from 6.8V to 240V with no modifications of the circuit. This allows manufacture of one model of equipment for worldwide usage without any voltage setting tappings.

Conclusion

The Supertex LND1 can be configured as a simple, constant current source to create an economical compact off-line, low current regulated, voltage supply for powering CMOS ICs and other low current loads. The need for transformers can be eliminated.



Figure 2. Input/Output Waveforms



Figure 3. V_{OUT} vs V_{IN}



Figure 4. Multiple Voltage References

3

±500 Volt Protection Circuit

Introduction

A ±500V protection circuit for low voltage high impedance measuring instruments is shown in Figure 1. The protection is accomplished by limiting the amount of current going into the measuring instrument. The circuit will protect against destructive high voltages inadvertently connected to the probes (V_{MEAS}) of up to 500VDC of positive and negative polarity.

Circuit Description

The circuit consists of two transistors, Q_1 and Q_2, and one resistor, R. Both Q_1 and Q_2 are Supertex LND150N8, 500V N-channel depletion mode MOSFETs with gate-to-source ESD protection in a SOT-89 surface mount package. Q1 and Q2 are configured back-to-back as two constant current sources with a nominal value of 1.0mA. Resistor R sets the current limiting value. Figure 2 is a typical low voltage high impedance measurement instrument. Figure 3 is a simplified equivalent circuit showing the protection scheme.



Figure1. ±500V Protection Circuit



Figure 2. Typical Low Voltage High Impedance Measurement



Figure 3. Equivalent Circuit

Under normal operation, the absolute value of V_{MEAS} is less than the supply voltage of the circuit. Q_1 and Q_2 will be fully on with a maximum guaranteed R_{DS} of 1.0Kohms. Since the instrument's input impedance is typically very high, say above 10Mohms, the additional 2.0Kohm series resistance from Q_1 and Q_2 will not affect measurement accuracy.

Under the fault condition, the absolute value of V_{MEAS} is greater than the supply voltage, Q_1 limits the current to 1.0mA against large positive voltages and Q2 limits the current to -1.0mA against large negative voltages across V_{MEAS}.

For example, if V_{MEAS} is connected to ±500V, Q_1 and Q_2 will limit the input current to ±1.0mA causing the input voltage to the measurement instrument to clamp to 1.3V above its supply voltage (when R = 600Ω) and 0.7V below ground.

Typically the measuring instrument has ESD protection diodes connected from both probes to its power supply and ground. The ESD protection diodes can usually handle 1.0mA continuously. In case there are no ESD diodes provided, external diodes D_1, D_2, D_3, and D_4 can be added.

Calculation for Resistor Value

For a current limiting value of ±1.0mA, R can be approximated by the following equation:

$$R_1 = \frac{V_{GS(OFF)}}{I_D}\left(\sqrt{I_D/I_{DSS}} - 1\right)$$

where, I_D = desired constant current value,

$V_{GS(OFF)}$ = pinch-off voltage, and

I_{DSS} = saturation current at V_{GS} = 0V.

$V_{GS(OFF)}$ and I_{DSS} are device characteristics and will vary from lot to lot. Actual constant current values are not critical as long as the power dissipation of the LND1 is less than 600mW.

P_{DISS} = 600mW = (constant current value)(max. input voltage)

Figures 4A and 4B are pictures of current due to V_{MEAS} vs. V_{MEAS} voltage of the actual circuit. R was chosen to be 1.0Kohm.

Conclusion

The high voltage protection circuit is ideal for both bench measurement and handheld measurement instruments. It is simple, reliable and cost effective. It eliminates the possibility of input damage to very sensitive and expensive high impedance devices within the measurement instrument.



Figure 4A.



Figure 4B.

High Voltage Ramp Generator

Introduction

A low cost 500V high voltage ramp generator is shown in Figure 1. High voltage ramps are ideal for applications requiring a linear relationship between output voltage and time, e.g., high voltage sweeping, automatic test equipment and piezo electric drivers.



Figure 1.

Circuit Description

The high voltage ramp generator shown in Figure 1 utilizes two Supertex high voltage DMOS transistors, the LND150N3 and the VN0550N3, two resistors, R_1 and R_2, and a capacitor C. R_1 is a trimpot resistor. The LND150N3 is a 500V ESD protected N-channel depletion-mode MOSFET and the VN0550N3 is a 500V N-channel enhancement-mode MOSFET. Both transistors are available in the TO-92 package.

The LND1 is configured as a constant current source charging a capacitor C. R_1 introduces negative feedback to regulate and set the desired constant current value. When the constant current source begins charging capacitor C, a voltage ramp is generated across the capacitor. The voltage ramp, V_{OUT}, is the voltage across the capacitor.

The VN05 can be turned on with TTL or CMOS control signal to reset the ramp voltage V_{OUT} by discharging the capacitor to ground through R_2. The VN05 has a typical On-Resistance of 45 ohms at 10V gate drive and 50 ohms at 5V gate drive. Resistor R_2 is calculated to limit the discharge current for the VN05 to operate within its SOA rating.

Calculations for Component Values

The ramp is designed to be 0.1 V/µsec. Capacitor value C should be kept small to reduce charging and discharging a large amount of energy. The selection of C should be large enough so that output loads and stray capacitances will not introduce significant error. C is chosen to be 1.0 nF.

The charging characteristic for a capacitor is I = C (dv/dt).

I = 1.0 nF x 0.1 V/µsec = 100 µA.

Calculating R_1 for a 100 µA constant current source:



$$I_D = I_{DSS}\left(1 - \frac{V_{GS}}{V_{GS(OFF)}}\right)^2,\ V_{GS} = -I_D R_1$$

$$= I_{DSS}\left(1 + \frac{I_D R_1}{V_{GS(OFF)}}\right)^2$$

Solving for R_1:

$$R_1 = \frac{V_{GS(OFF)}}{I_D}\left(\sqrt{I_D/I_{DSS}} - 1\right)$$

$V_{GS(OFF)}$ = pinch-off voltage. Measured value = -1.6V.

I_{DSS} = saturation current at V_{GS} = 0V. Measured value = 3.0 mA.

Calculating for R_1 using the typical values:

$$R_1 = \frac{-1.6V}{100\mu A}\left(\sqrt{100\mu A/3.0mA} - 1\right) = 13.1K\Omega$$

R_1 should therefore be adjusted to approximately 13.1Kohms.

During power up and down, it is possible to have high transient voltages to the gate of the LND1. The LND1 internal ESD gate-to-source protection will protect the device against such transients.

The VN05 performs the reset function by discharging capacitor C through resistor R_2. The VN05's low output capacitance, (C_{OSS}) of 10pF max, minimizes additional parallel capacitance across capacitor C.

It is desirable to discharge V_{OUT} rapidly and as close to ground as possible. This can be accomplished with a low value R_2. However, care should be taken not exceed the SOA rating of the VN0550N3.

Maximum peak power for VN05 in a TO-92 package is 3.0W. Calculating for a minimum R2:

$$P_{DISS} = I_D \bullet V_{DS},\ V_{DS} = 500V - (I_D \bullet R_2)$$

$$I_{D(ON)} \text{ min} = 150mA,\ P_{DISS} = 3.0W$$

$$R_2 = (1/I_D)(500V - P_{DISS}/I_D)$$

$$= (1/150mA)(500V - 3.0W/150mA)$$

$$= 3.2K$$

R_2 is set to a standard resistor value of 3.3K.

Figures 2 and 3 show two different input signals with their corresponding output voltage ramps. The ramp can be adjusted by varying R_1.

Conclusion

The LND1 is ideally suited for high voltage, low constant current source applications. High voltage ramp generators, high voltage triangular waveform generators, high voltage references, biasing circuitry and active loads for discrete high voltage amplifiers are some examples.



Figure 2.



Figure 3.

Designing High-Performance Flyback Converters with the HV9110 and HV9120

by Ray Ruble, Applications Engineer

Introduction

Although the HV91XX family of PWM ICs can be used to control single-switch converters of any topology or size, their primary usage is in low-cost, low to medium power, discontinuous-mode flyback converters. Designing such converters is relatively simple and quick if one has a basic understanding of how a flyback converter functions. It is the purpose of this note to provide such an understanding, and to illustrate, with a couple of examples, one way in which such a converter design can proceed. It should be noted that this is an engineering approach, meant to allow the user to develop a working design quickly, not a textbook approach meant to teach underlying theory. Safety margins are taken into account, and the path taken through the design is intended to make these margins work with each other in order to generate an economical and producible power supply. Many apparently arbitrary values are used. They *are* arbitrary, and different ones could have been used that would have resulted in different power supplies, that would have been, for whatever feature was optimized, just as valid as the examples chosen.

On Flyback Function

A flyback converter functions, as does almost every other switchmode converter, by storing energy in an inductor during a main switch ON period, then discharging the stored energy into a load during the switch's OFF period. The trickiness to this (if there is any) is that the inductor has two or more windings, (an input winding and one or more output windings) and that the current flow alternates between the input and output windings, with effectively no current (other than a little leakage) flowing in the nonconducting winding while its partner carries the current.

The way a flyback converter works can lead to some confusion if the designer tries to approach the design of its magnetic as if it were a transformer, because, except for the case of multiple output windings, the magnetic in a flyback converter is NOT a transformer. Perhaps the easiest way to view the magnetic in a flyback converter is as an *energy bucket* which is alternately filled (when the main switch is ON) and dumped (when the switch is OFF). A flyback magnetic is NOT a transformer despite its superficial resemblance to one: A transformer functions as a voltage-in, voltage-out power transfer device, where input and output windings conduct simultaneously. A flyback magnetic is an energy-in, energy-out power transfer device where the input and output windings do *not* conduct current simultaneously. Obviously, voltages present on the active winding are reflected, by the turns ratio, to the inactive winding, but the old saw "The voltage on the main switch is twice the input voltage" is incorrect, because the voltage reflected from the output winding can be either higher or lower than the input voltage (generally it is lower) depending on the voltage at the output, and the time allotted for the output inductance to discharge into it. Discontinuous-mode operation merely means that all the energy (neglecting losses) put into the coupled inductor during one time period when the main switch is ON is then emptied out during the following period when the main switch is OFF. No energy is carried forward to a subsequent cycle. *(See Figure 1.)*

For both converter and magnetic design, a flyback magnetic can be thought of as two independent inductors which share a common core. Once the designer is accustomed to thinking of the flyback magnetic as a dual inductor, the rest of the design becomes easier.

What the designer needs to do is define the output side inductor so that it delivers enough energy to the load, while the switch is off, to produce the desired current at the desired voltage. Next, define the input side of the inductor so that it takes in enough energy when the switch is on to provide for both the output and system losses. To facilitate this, a conversion formula is necessary:

$$I_{DC} = I_{pk} \bullet \sqrt{\frac{t_{ON}}{3t_{period}}}$$

This formula converts DC to peaks of noncontiguous triangle waves.[1]

If we deal with ON time as a percent of total clock period, (duty cycle) and define

$$D = \frac{t_{ON}}{t_{period}} \; ; \; 1\text{-}D = \frac{t_{OFF}}{t_{period}}$$

the formula reduces to:

$$I_{DC} = I_{pk} \bullet \sqrt{\frac{D}{3}} \quad \text{for the input side and}$$

$$I_{DC} = I_{pk} \bullet \sqrt{\frac{1-D}{3}} \quad \text{for the output side}$$

Because the designer knows the length of time the switch will be ON and OFF (these are defined by the clock frequency and the PWM IC used) as well as the input and output voltages desired, the peak currents found from the formulae can be used with the defining formula for inductance

$$E = L \bullet (dI/dt)$$

to determine the required inductances for the input and output sides of the coupled inductor. In the process, the rest of the design generally falls into place.

Data Needed to Start the Design

1. Minimum and Maximum Input Voltage
2. Nominal Output Voltage(s) and Tolerance(s)
3. Maximum Output Wattage
4. Minimum Output Wattage
5. Maximum Allowable Output Ripple
6. A defined clock frequency
7. A list of mechanical and thermal constraints (if any)

Operating Frequency

Most designers approach converter design with the idea of operating at the highest possible frequency that is convenient. This is generally a useful approach, because it minimizes the size and cost of output capacitors and the coupled inductor. However, it is not always the best way to choose a frequency. In the case of low-power converters, once the magnetics are reduced in size to a vendor-dependent minimum, further reductions in size will raise the cost of the magnetics. Very small cores and ultra-fine wire are hard to handle.

There is another important consideration in the choice of frequency that is often overlooked: dynamic range. If the difference between the widest pulse a PWM IC can generate (which is a function of its operating frequency) and the narrowest pulse it can produce (a function of the PWM IC's speed and internal structure) is small, the ratio between $P_{out(max)}$ at low line and $P_{out(min)}$ at high line must also be small, or reducing the size of the inductor and output filters will be paid for by increasing the size and cost of the EMI filter. Further, if the PWM IC selected cannot handle the full range of pulse widths required, it will start cycle-skipping (failing to turn on at all for some cycles).

While most PWM ICs, including the HV91XX family, can simply skip cycles by not turning on at all, if the differential between V_{in} and P_{out} becomes too great, skipping cycles reduces the effective clock frequency of the converter, and redefines the minimum frequency for which the input EMI filter must be designed. For example, if the converter skips every other cycle at high



Figure 1

line/light load, the size (and cost) of the EMI filter can be doubled. Cycle skipping also increases either the size of the output capacitors or the amount of ripple on the converter's output.

Recently, dynamic range has been overlooked because most bipolar PWMs do not have a wide dynamic range. For example, a bipolar 1845 PWM operating at 50KHz has a dynamic range of only ≈17.6:1. A CMOS 9110, in contrast, has a dynamic range of >120:1 at 50KHz. Proper use of dynamic range can have a significant effect on EMI filter cost.

Another consideration in choosing an optimal frequency is switching power loss, which increases linearly with frequency in non-resonant converters.

Example 1

A 48W converter patterned after an instrument power supply. This will be a simple generic example with no bells and whistles. First, we need the input parameters listed above:

Maximum Input Voltage: 65VDC

Minimum Input Voltage: 18VDC

Outputs: A: 5.0V, ±1%, 0.25 to 8A, ≤ 25mV ripple

B: 12.0V, ±5%, 0.01 to 0.7A, ≤ 0.5V ripple

Maximum Output Wattage: 48.4W

Minimum Output Wattage: 1.37W

Operating Frequency: 50KHz

(See Figure 2.)

An HV9110, which will accept input voltages of up to 120V is used. As previously noted, this chip will allow a dynamic range sufficient to handle the stated line/load variations at 50KHz. Setting the clock frequency requires selecting an appropriate timing resistor. From a graph on the data sheet, the appropriate resistor for 50KHz operation is ≈330KΩ. This however does not account for the tolerance of either the resistor or the chip. To ensure that all device-resistor combinations operate at or above 50KHz, 261KΩ is a better choice. The reason that the clock frequency should be set to a minimum rather than a nominal value, despite the reduction in dynamic range this causes, is to prevent the slowest converter from saturating its coupled inductor. While magnetic saturation does not cause damage in a current-mode converter as it would in a voltage-mode converter, it still causes additional dissipation and stress on the main switch. It can also limit power throughput.

The Design

First, translate the RMS current of the major output winding at maximum load to a peak current. From the data sheet for the HV9110 it can be seen that maximum ON time for a cycle is 50% minus approximately 150 nsec. At 50KHz, this amounts to a little over 49%. We can declare a maximum duty cycle (D) of .49 and allow a small safety margin. If D_{MAX} is .49, then minimum 1-D is .51. Using .50 as a value for 1-D (thus allowing a 1% overall dead band as safety margin) determine peak secondary current:

$$I_{pk(5V)} = 8.0A \div \sqrt{\frac{.50}{3}} = 19.59A$$



Figure 2

This value will also be used to determine the actual voltage required of the winding, which is the output voltage plus the drop in the output diode:

$$V_{winding} = V_{output} + V_{F(diode)}$$

Also, repeat this procedure for each auxiliary output winding as an aid in determining the real voltage required of these windings:

$$I_{pk(12V)} = 0.7A \div \sqrt{\frac{.50}{3}} = 1.715A$$

Next calculate minimum t_{off}, which will be 50% of the maximum PWM oscillator frequency. Using a 261K timing resistor, maximum frequency should be ≤ 67KHz, which gives a t_{period} of ≥14.9 µsec, and a $t_{off(min)}$ of 7.46 µsec.

Next, we need to generate an *estimate* of instantaneous forward drop of the diode on the main output. We cannot actually choose a diode until we know what its reverse voltage needs to be, which will not be known until input side inductance is calculated. 0.8V should be a reasonable estimate. This voltage is added to the 5V output voltage to determine the actual voltage on the main output winding (5.8V in this instance).

Knowing the peak current and voltage of the output winding and the minimum t_{off}, we can calculate the inductance of the output winding from the defining equation for inductance, E = L dI/dt.

$$5.8V \div \left(\frac{19.6A}{7.46 \times 10^{-6}\ sec}\right) = 2.21\mu H$$

The same procedure is used to calculate primary inductance. First we need to calculate the total power into the magnetic. This is the power out of the magnetic, plus the losses in the magnetic itself.

The power out of the magnetic is just the continuous output power of the converter, plus the losses in the output diodes. Use an *average* forward drop for the diodes for this step.

$$P_{out(5V)} = 5.6V \bullet 8.0A = 44.8W$$

$$P_{out(12V)} = 12.7V \bullet 0.7A = 8.89W$$

$$P_{out(TOTAL)} = 44.8W + 8.89W = 53.69W$$

The losses in a well-designed magnetic assembly, for a fixed frequency and power output, interestingly enough, depend primarily on the physical size of the magnetic. Smaller magnetics will be less efficient and run hotter. Larger magnetics will have less loss and run cooler. The effect is logarithmic, and means that no one will ever build a magnetic less than ≈ 90% efficient, because the insulation required would burn up under normal operating conditions, and that very few people could accept a magnetic that is over 99% efficient, because the size would be prohibitively large. For a switchmode converter of the type described 95% to 97% efficiency will result in a reasonable magnetic size that is economical to build. Using an estimated magnetic efficiency of 96%, calculate input power (which is just output power divided by magnetic efficiency):

$$53.69W \div .96 = 55.93W$$

Next, determine the minimum voltage across the input winding. This is just the minimum input voltage to the converter, minus the drop across the switch and the current sensing resistor.

The drop across the current sensing resistor is easy to determine from the data sheet for the 9110. According to the data sheet, the minimum trip point for the current limiting section of the chip is 1.0V. This means that our maximum normal operating peak voltage across the resistor should be slightly below 1.0V. If we establish a maximum peak voltage that is much less than 1V, we will increase the distance between maximum normal operating current and the maximum guaranteed overcurrent trip point, which is 1.4V. Usually the best choice is to operate with a normal peak voltage across the current sense resistor very close to 1V, so 0.99V is a reasonable value. Note that this voltage drop across the current sensing resistor only occurs during current limit. In normal operation at loads below maximum, the trip point for the switch moves down to limit the energy going to the output. That is how this form of converter regulates.

The drop across the switch is more complicated, because first we have to choose a main switch. To do this we need an estimate of what the current will be. Generally a close enough estimate can be made using the wattage into the magnetic and an estimated minimum voltage across the winding. If we assume that the voltage across the switch will be no greater than 1.5V peak, we can subtract this voltage, and the current sense voltage, from the minimum input voltage and estimate DC input current:

$$18V - (1.5V + 1V) = 15.5V$$

Dividing the previously determined input wattage to the inductor produces a DC input current:

$$55.93W \div 15.5V = 3.61A$$

Dividing that by the DC to peak conversion factor (based on t_{ON} = 49%) gives us an estimated peak current.

$$3.61 \div \sqrt{\frac{.49}{3}} = 8.93A$$

Dividing the previously assumed drop across the switch by the estimated peak current gives us a target $R_{DS(on)}$ for the main switch:

$$1.5V \div 8.93A = 0.168\Omega$$

Estimating that 100V should be sufficient maximum drain voltage gives us a wide variety of devices from which to choose. The IRF530 at 0.16Ω and the MTP20N10 at 0.15Ω are closest.

Aside

Obviously, by altering the estimated value for drop across the switch up or down one could change which switch ended up satisfying the circuit requirements. The end result does not change the design process, only the efficiency of final converter, and how much one pays for the switch. It is also possible to start the design with a main switch already selected or a mandatory efficiency goal, and just fill in the appropriate value for $R_{DS(on)}$ when you get to that step of the process, but doing so may mean repeating that section of the calculations once or twice.

Similarly, one can specify different transformer efficiencies, if efficiency or volume is more than ordinarily important. Readers are cautioned, however, that magnetic efficiencies below 92% or over 98% may not result in a practical design.

By using the IRF530, our original estimate is close enough so there is no need to recalculate, and we can use the already calculated peak current to determine the value of current sensing resistor needed, which is simply

$$I_{peak} \div V_{current\ sense}, \text{ or } 0.99V \div 8.93A = 0.111\Omega$$

The closest lower value is 0.110Ω in 1%. A 0.11Ω in 5% values could also be used with small risk of a worst-case combination causing current limiting at less than 100% of normal output. To

determine wattage we can use the DC input current:

$3.61A^2 \bullet 0.11\Omega = 1.43W$

so a 1.5W or 2W resistor would work.

A Word on Current Sense Resistors

Obtaining a good current sensing resistor is still a problem. Most common resistors are not fit for this service because they are too inductive. What answer there is probably lies in bulk metal resistors, or noninductive resistors, but be careful. Some "noninductive" resistors are only "noninductive" at low frequencies, and can be the source of considerable error at high frequencies. Carbon film resistors and most metal film resistors are not recommended. Also, most of the low value resistors that look like carbon composition resistors are actually film or wirewound resistors in molded cases. 4-terminal resistors specifically meant for current sensing are for the most part wirewound, and meant only for DC, not switched current measurements. Be sure to test the inductance of the resistor you intend to use before you install it in your circuit! Also, even a good noninductive resistor will not work properly if long leads or long printed circuit board traces are allowed to add inductance to the mechanical assembly. Good PCB layout practice is mandatory.

The Design (continued)

We can also use the same procedure ($I^2 \bullet R$) to determine the approximate power loss in the main switch. This is not the absolute loss, which will be a little higher due to the rise in $R_{DS(on)}$ with temperature in the MOSFET, but generally it will be close enough to start determination of heatsinking requirements.

$3.61A^2 \bullet 0.16\Omega = 2.085W$

Note that because the DC input current is equivalent in this instance to the RMS current through the switch (or the current sense resistor), one does not need to account for duty cycle or time effects.

Next, we need to determine the inductance required of the input winding. Now that we know the voltage across the winding and the peak current through the winding, all we need do is calculate the minimum t_{on} and repeat the same procedure as for the output:

$t_{ON} = .49 \bullet 14.92\mu sec = 7.31\mu sec$

$$\text{then } L = 15.5V \div \left(\frac{8.93A}{7.31\mu sec}\right) = 12.7\mu H$$

Now that we have the inductances of the output and input windings we can determine the voltage stresses applies to the switch and diodes, and make a final determination of the appropriate devices. The trick here is that the inductance varies as the square of the number of turns, so the turns ratio varies as the square root of the ratio of the inductances.

$$\text{turns ratio} = \sqrt{\frac{12.7}{2.21}} = 2.40 : 1 \text{ or } 1 : .417$$

Thus, when there is 65V present on the input winding, there will be $65V \bullet .417 = 27.1V$ on the 5V output winding. Adding to this the +5V that will be present on the cathode end of the diode from the output gives 32.1V, and means that a 45V diode allows a 40% margin for noise spikes and should work well. Two good choices are the Motorola #MBR1045 and the #MBR1645, the difference between them being that the larger one would be a bit more efficient.

Similarly, when the main switch is OFF, in addition to the 65V present from the input, there will be

$5.8V \bullet 2.40 = 13.9V$

reflected from the output, for a total of 78.9V present on the drain of the main switch. This leaves a 26% margin for spikes. A 100V FET should work.

A similar procedure based on turns ratio finds the voltage present on the diode on the 12V output. This output is ratiometrically linked to the 5V winding with its own turns ratio of 12.8 : 5.8, or 2.20:1, so when there is 27.1V reflected from the input winding there will be $27.1V \bullet 2.2 = 59.6V$, plus 12V from the output, for a total of 71.6V across the 12V diode. A 100V, 1A ultra high speed silicon diode, like a Motorola #MUR105 is a reasonable choice. Note that in the case of multiple outputs which conduct at the same time, the flyback magnetic *does* act like a transformer, but this is the *only* case in which it does.

Next, we can complete the definition of the magnetic assembly. The inductances of the input and output side are known. What remains is to define the resistances of the windings. These can be calculated from the rule that for an optimum size/efficiency magnetic, 50% of the loss occurs as resistive loss in the windings, and this loss is balanced among the windings based on the percentage of total power handled by each (the other 50% of the loss occurs in the core as hysteresis loss). Output power, as previously calculated, is 53.69W. Input power was calculated to be 55.93W. Thus power loss in the magnetic is

$55.93W - 53.69W = 2.24W.$

The copper loss should be close to 1.12W. Half of this, .56W, occurs in the input winding, which must supply all the outputs. The other half is split between the 5V and 12V windings in the ratio of their respective powers. For the 5V winding this is:

$$\left(\frac{44.8}{53.7}\right) \bullet .56 = .467W$$

For the 12V winding it is:

$$\left(\frac{8.89}{53.7}\right) \bullet .56 = .093W$$

Knowing a target wattage and DC current for each winding (in this case DC = RMS) we can calculate resistances from $I^2 \bullet R$.

input: $.56W \div (3.61A)^2 = .043\Omega$

5V output: $.467W \div (8A)^2 = .0073\Omega$

12V output: $.093W \div (0.7A)^2 = 0.190\Omega$

This completes the definition of the magnetic assembly.

Actually, because it is difficult to balance power loss between windings, or between windings and core, easing the calculated values up somewhat (as much as 20%) may result in a magnetic that would be significantly smaller with no increase in total losses. This should be discussed with your magnetics vendor. Also, because modern high-performance ferrites tend to have very low losses at moderate frequencies like 50 to 100KHz, you may wish to divide the total power loss differently, say 40% core, 60% copper. This can also reduce the cost of the inductor without increasing its size. This probably will *not* work if the clock frequency of the converter is 200KHz or more.

Leakage Inductance

The final thing you need to specify with regard to the magnetic is a maximum leakage inductance. Leakage inductance is a measure of the amount of flux generated by one winding in a magnetic assembly that is not coupled to the other winding(s) by the core and winding structure. For a flyback converter it is a measure of how much of the energy taken into the input winding is incapable of being transferred to the output winding when the switch turns OFF. This energy appears as a voltage spike on the drain of the MOSFET each time it turns off and must be dissipated either by the MOSFET directly, or in a snubber circuit. A reasonable value for leakage inductance is 1% to 2% of nominal inductance, but this is highly variable and depends on the intended operating frequency, size, and efficiency of the magnetic being developed. An actual maximum value should be discussed with your magnetics vendor before it is cast in concrete, and that maximum value should be used later for the development of a snubber, if a snubber appears to be worthwhile. *(See Figure 3.)*

Next, we select the output capacitors. Two criteria need to be met. First, the minimum capacitance must satisfy the standard capacitance definition I = C dV/dt where I is in Amperes, C in Farads, delta t = t_{ON} and delta V ≈ 25% of the allowable output ripple. Second, and almost inevitably harder, the Equivalent Series Resistance (ESR) of the capacitor(s) must provide no more than the part of the ripple (75% in this case) not provided from the first criteria, in accordance with

$$E_{ripple} = I_{peak} \bullet ESR$$

where I_{peak} is the peak current from the output inductance during discharge. (This is because when the main switch turns OFF, the current in the filter capacitor switches, effectively instantaneously, from an outbound current I_{out}, to an inbound current, ($I_{peak} - I_{out}$). The reason for splitting the allowable ripple between the two criteria is that in the final converter they will tend to add. The reason for the asymmetrical split of the allowable ripple is that the ESR-caused ripple limit is the more difficult criteria to meet. In some instances a more drastic partitioning (5 or more to 1 in favor of the ESR ripple) may be better.

For the 5V output these criteria calculate out as follows:

$$C = 8A \div ((.25 \bullet .025V)/10\mu sec) = 12{,}800\mu F$$

and

$$ESR = (.75 \bullet .025V) \div 19.59A = 957\mu\Omega$$

Based on Mallory type THF capacitor (330µF, 6 WVDC, ESR ≤ 0.04Ω) (a typical good output filter capacitor). This works out to 42 pieces in parallel to satisfy ripple from an ESR standpoint, and 39 pieces to satisfy ripple from a capacitance standpoint. Close enough. Note that the capacitor chosen is a tantalum capacitor, If you wish to use aluminum capacitors to perform the same service you can ignore ripple from capacitive droop and assign 100% of the ripple to ESR. Sizing an aluminum capacitor strictly from ESR will generally provide one with 40 to 100 times more capacitance than is needed. This will slow down the transient response of the converter, but it means that you will rarely, if ever, encounter stability problems.

Aside

Based on the price of Mallory THFs, the stated solution may not be an optimum solution to the problem. A better solution might be to change the effective ripple specification from ≤0.025V to ≤0.250V and add an additional stage of LC filtering from the nominal output to the "real" output seen by the load. This means that instead of 42 capacitors we can use 4, but these must be followed by an LC filter with 10:1 attenuation (20dB) at 50KHz. This implies a corner frequency, f_C, of 5KHz, which means it won't be a small filter, but there is no necessity of using a high performance capacitor on this second filter stage. The other difficulty with a second-stage filter is that the DC resistance of the inductor is not cancelled by the feedback loop, and consequently the variation in output voltage with load current can exceed the specifications for the power supply. To hold the ± 1% regulation specification on the 5V line we would need an inductor with ≈ .003Ω resistance.

A second alternative would be to use a combination of electrolytic and film capacitors in parallel with the electrolytics sized solely to the load current ripple criterion and the film capacitors sized solely to the ESR ripple criterion. In this instance, ESR and capacitive droop should divide the ripple about 50-50. *(See Figure 4.)*

Next we define the filter capacitors for the 12V output in the same way:

$$C \geq 0.7A \div \left(\frac{.25 \bullet .5V}{10\mu sec}\right), \text{ therefore } C \geq 56\mu F$$

$$ESR \leq (.75 \bullet .5) \div 1.715A, \text{ therefore } ESR \leq 0.219\Omega$$

This is a much easier capacitor to find. A Sprague type 676, 900µF 12WVDC, aluminum electrolytic (the smallest 12V capacitor in this series) will work well. A 56µF, 15V, Mallory type THF will also work.

Next we define the divider resistors which will be used to feed back a sample of the 5V output to the error amplifier in the PWM.

Coupled Inductor Specification

(Preliminary)



Schematic

Nominal Operating Frequency: 50 to 60 KHz

WDG 1–2: L = 12.7µH ± 5% with 8.9 A DC Flowing
DCR ≤ 0.045 Ohm
Leakage Inductance 1–2 with 3–4 shorted: ≤ 200nH

WDG 3–4: L = 2.2µH ± 5% with 19.6 A DC Flowing
DCR ≤ 0.0075 Ohm

WDG 3–5: Voltage ratio of 3–5 to 3–4 12.8: 5.8 ± 2%
DCR ≤ 0.19 Ohm

Polarization: Starts must be as shown on schematic
(pins 1, 4, 5)

Insulation: Vacuum impregnate in class A
thermosetting varnish

Interwinding Insulation: Not applicable

Expected Thermal Rise: <45°C in 40°C ambient

Mounting: Through-hole PCB

Figure 3

Output Filters for Equivalent Ripple

C = 42 pcs. Mallory #THF337M006P1G
Total 13,860µF

Cost: Highest
Response: Fastest
Volume: Smallest



A

C1 = 4 pcs. Mallory #THF337M006P1G
C2 = 1 United Chemi-Con #RZA 22,000µF 6.3v
L = 1.5µH; .0025 Ohm
Total C = 23,320µF

Cost: Intermediate
Response: Intermediate (Reduced Load Regulation)
Volume: Largest



B

C = 4 pcs. Sprague #676D159M6R3JT5C
Total C = 60,000µF

Cost: Least
Response: Slowest
Volume: Intermediate



C

Figure 4

Because the error amp in the HV9110 is CMOS, its input bias current is negligible, and the divider string can carry a very small current; 100µA is plenty. The feedback terminal of the HV9110 (the inverting terminal of the error amplifier) is satisfied by 4.00V ±1%. If we use a 100µA divider, the lower resistor should be

4.00V ÷ .0001A = 40kΩ

The closest real value is 40.2KΩ. To produce exactly 4.00V with 40.2KΩ we need an actual divider string current of

4.00V ÷ 40200Ω = 99.50µA

Dividing the 1V remaining between 4V and our intended output of 5V by our actual divider string current, gives a value of

1.00 ÷ .00009950 = 10,050Ω

The closest value is 10.0K.

Normally, the next and final step in the design process would be stability analysis. However, it turns out that one of the advantages of discontinuous-mode, current-mode flyback converters with a maximum duty cycle of < 50%, with output capacitors (especially if they are aluminum electrolytics) sized to ripple requirements, is that they are usually stable "as is." As a matter of prudence, checking the loop response of a new power supply on a network analyzer or Venable machine is always a good idea, but for supplies of this nature this writer no longer considers full analysis mandatory. For this reason, and because including stability analysis in this application note would probably double its length, analysis is omitted. For those desirous of performing a full mathematical analysis of every loop, the following texts[5] on the subject are recommended:

DC to DC Switching Regulator Analysis
Dan Mitchell, McGraw-Hill, ISBN 0-07-042597-3

Switch Mode Power Conversion
K. Kit Sum, Marcel Dekker, ISBN 0-8247-7234-2

Modeling, Analysis and Design of PWM Converters, vol. 2
VPEC staff, VPEC[2], ISBN (none)[3]

Advances in Switched-Mode Power Conversion, vol. I and II
R. D. Middlebrook and S. Cúk, Teslaco, ISBN (none)[4]

Dynamic Analysis of Switching-Mode DC to DC Converters
Nathan Sokal, Andre Kislovski, and Richard Redl, Van Nostrand Reinhold, ISBN 0-442-21396-4

Modern DC to DC Switchmode Power Converter Circuits
R. Severns and G.E. Bloom, Van Nostrand Reinhold, ISBN 0-442-21396-4

Accessory Circuits

1. The snubber circuit for the MOSFET drain switching spike should be sized to absorb the energy taken into the magnetic that is not coupled to the output. The available energy is 1/2 L • I^2 where L is the leakage inductance of the primary and I is the peak input side current. Using a reasonable estimate of 2% for leakage inductance gives a value of 250nH. Spike energy then is:

1/2 (250nH • 8.93A^2) = 10.1µJ

Multiplying this by the maximum repetitions per second (which occurs at maximum frequency) gives

10.1µJ • 67,000Hz = .679W,

which is the amount of power to be dissipated either in the MOSFET or the snubber.

To dissipate it in the snubber it must be captured in the snubber capacitor without exceeding the drain breakdown of the FET.

Minimum FET breakdown: 100V

Maximum circuit-supplied voltage on FET drain: 78.9V

Maximum voltage for snubber cap: 21.1V

High Switched Current Paths



Figure 5

To calculate the size of the snubber capacitor we convert the 1/2 L • I^2 energy previously calculated to 1/2 C • V^2 energy, and divide by the maximum voltage we desire on the capacitor:

(2 • 10.1μJ) ÷ $21.1V^2$ = 0.045μF

Using the next larger real capacitor (.047 in this case) assures us that the voltage spike will not be large enough to break down the MOSFET. The resistor in series with the snubber capacitor must have a low enough value to allow the capacitor to discharge in the minimum on-time of the switch, which for a HV9110 will be about 200nsec. Because the discharge distance (62.5V max) is much greater than the charge distance (21.1V) declaring 400nsec = RC will work. Thus

400nsec ÷ 47nF = 8.51Ω

The catch here is that, except when the switch is on for the minimum time, the capacitor will reverse charge to

V_{IN} – (V_{FET} + $V_{current\ sense}$) or 62.5V.

It is this energy which must be dissipated in the resistor:

1/2 ($62.5V^2$ • 47nF) • 67KHz = 6.15W

So a 10W resistor will be necessary. To save 679mW in the FET, this hardly seems worthwhile, but it can be done if desired.

2. If a snubber is used, an RC filter network should be added between the current sense resistor and the current sense terminal of the HV9110 to prevent the higher-than-usual leading edge spike on the current waveform from shutting the switch off prematurely. The RC time constant of this filter should be approximately 20% of the snubber time constant, but never more than ≈100 nsec. (Otherwise authentic fault current spikes may be slowed down too much.) The R for the current spike filter can be a lot larger, and the C much smaller, because the load presented by the HV9110 is quite small (on the order of 3pF). Using a 1KΩ resistor and a 75pF capacitor should be sufficient for the snubber above.

3. Two small capacitors are shown in Fig. 2, connected directly at the converter outputs. These are 1μF stacked film capacitors with very good AC characteristics, intended for general noise suppression. They may not be necessary, but they are reasonable insurance.

4. An Input EMI filter will also be required under most circumstances. For conducted emissions, generally an asymmetrical pi-type filter is sufficient. The converter-side capacitor should be sized to convert the delta I caused by switching to a reasonably low delta voltage over t_{off}. The inductor and input side capacitor should be designed to have a corner frequency that complements the corner frequency of the regulator loop, to minimize susceptibility to outside noise coming in to the regulator.

In this case, from previous calculations, input switching current is known to be a maximum of 8.9A. Similarly, minimum t_{off} is 7.46μsec, and a reasonably low value for delta V is 250mV. Thus, from I = C dV/dt, the converter side capacitor calculates out to:

8.9A ÷ (.25V ÷ 7.6 x 10^{-6} sec) = 271μF

A good choice is 330µF. This capacitor can also serve to insure a minimum holdup time for short input dropouts.

The values of the inductor and the input side capacitor can be calculated from

$$f_C = \frac{1}{2\pi\sqrt{LC}}$$

once the corner frequency of the regulator loop is known. In this case the regulator loop is rather slow, due to the large output capacitors required by the ripple specifications, and an appropriate frequency to use is only 750Hz. This gives us a $\sqrt{LC} = 212 \times 10^{-6}$. This means that any combination of inductor and capacitor values whose product is 4.5×10^{-8} will provide an adequate filter. Generally, it is best to use a larger value of capacitor and a smaller value of inductor because inductors usually cost more. In this case using a 1000µF capacitor results in a 45µH inductor, 47 or 50µH is easily obtainable, small and inexpensive. The DCR should be low enough so that our previous calculations based on V_{IN} remain valid. Based on 3.6A maximum DC input current, a 0.5Ω DCR will give a 0.14V drop, which is well within allowable safety margins, and results in a cheap, small inductor.

On Layout and Noise (Radiated EMI)

Anyone using the HV9100, HV9110, or other parts in the same family, will end up switching current flow on and off. Sometimes, quite large currents are switched in short periods of time. In the current example, the dI/dt on the 5V secondary will be over 300 amps per microsecond! This is sufficient to cause significant radiated EMI if it is improperly handled.

Controlling EMI from a switchmode converter is neither difficult nor costly, provided attention is paid to the subject early enough in the design cycle.

There are no "tricks" to EMI control, only one basic rule: *Minimize the area of the loops around which switched currents circulate.*

This is purely a mechanical constraint, and should be dealt with during PCB layout. Generally, unless you have a PCB layout person with prior experience with switching converters, the circuit designer will have to lead the board designer through the first few layouts, and even thereafter, will have to show the board designer where the switched current loops are in the circuit. *(See Figure 5.)*

Obviously, there are other constraints to a switchmode converter PCB as well, and these also affect system performance. Most converters should be laid out single-sided, with the second side of the PCB reserved for a ground plane. Also, high currents require wide lands, just to keep DC resistances low. First and foremost though, should be the effort to keep switched current loop area minimized. Loop length is also important, as long runs can have enough inductance to disrupt circuit operation. On the 9110/9120 this is only likely around the gate drive loops, which have relatively low delta I's, and the current sense resistor, where stray inductance can cause the overcurrent sensing to shut the main switch off prematurely, thereby limiting power output.



Figure 6

Board layout should proceed by taking the switched current loops in order of delta I, and laying the DC portions of the circuit out last. Using the first circuit as an example, this means starting with the 5V loop, (which includes only the coupled inductor, 5V diode, and output capacitors) taking the input loop next (coupled inductor, power MOSFET, current sense resistor, and input filter cap) and following those with the 12V output loop, and the MOSFET drive loops. In each instance, it is the *entire* loop that matters, *including the return path.* Assuming that the return path is good, even on boards with ground planes, is risky. Look at each loop carefully to see that its area is minimized. After the switched current loops are laid out, the DC sections can be fitted where they are convenient. They do not contribute noise, but they can convey it if it is generated elsewhere. The feedback loop is a special case. By itself, this is a DC loop, but it is susceptible to noise generated on other loops, and because it is, for the most part, a high-impedance path, not much energy is required to disrupt it. The feedback loop should also be laid out for minimum area, but it is more important that the path of its circuitry lies well away from, and where possible perpendicular to, the switched current loops. Generally, layout grows outward from the transformer, and careful choosing of which pins on the transformer connect to which windings can do a lot to make layout convenient.

There are a few things that can be done in designs with the HV91XX family that may make a specific layout more convenient: First, it should be remembered that the high current paths associated with the current sense resistor do not include the line from the junction of the resistor and the MOSFET to the current sense terminal of the IC. The sense lead to the IC is a very low current path, and can be comparatively long providing that the path from MOSFET to resistor to ground is short. The output lead from HV9110s and HV9120s however should be kept short, because it services both the charge and discharge paths from the MOSFET gate. Also, when a 10V or 12V winding on the transformer is used to power the HV91XX, it may help to split the filter capacitor into two pieces, one near the transformer and diode (to keep that current loop short) and a second near the HV91XX to keep the ON-drive current loop short. The V_{DD} and V_{SS} terminals of the HV91XX are adjacent to each other specifically to allow this. *(See Figure 6.)*

Inevitably, there will be some residual radiated EMI, and some of this will be picked up by the DC circuits and seen on the input and outputs as conducted EMI. The 1µF film capacitor previously noted should suffice to remove this from the outputs, and a small commercial line filter should suffice for the input. Most commercial EMI filter suppliers offer EMI lab services (sometimes free!) to assure that the end converter + filter meets whatever requirements are in force for your particular circumstances. Using these services as a final check is generally worthwhile.

The Final Design



Figure 7

Example 2



Figure 8

There is only one additional noise control measure necessary. The reference pin of the HV91XX is a high impedance node, and is designed to work with a 0.01µF to 0.1µF capacitor between itself and V_{SS}. This capacitor should not be omitted. On the other hand, a capacitor between the bias pin and V_{SS} should not be required. If a capacitor from the bias pin to V_{SS} improves operation, the capacitor should be placed from V_{DD} to V_{SS}. As usual for any switching circuit, all noise filtration capacitors should be types with good high frequency performance: Stacked Mylar and ceramic multi-layer caps generally are best. *(See Figure 7.)*

Example 2

A 3W converter for a DPM. Size is to be as small as is consistent with low cost, input range is 65VAC to 240VAC, load is fairly constant.

As before, the first thing we need is specifications to design to:

Maximum Input Voltage: 390VDC {[(240 + 15%) • $\sqrt{2}$]-1.4}

Minimum Input Voltage: 90VDC [(65 • $\sqrt{2}$)-1.4]

Outputs: A: +5V ± 5%, 0.4 to 0.55A, ≤ 100mV ripple

B: -5V ± 5%, 30mA, ≤ 100 mV ripple

C: +10V ± 10%, 14mA, ≤ 100mV ripple

Maximum Output Wattage: 3.04W

Minimum Output Wattage: 2.29W

Operating Frequency: 500KHz (min)

An HV9120, which accepts input voltages up to 450VDC will be required. This time, even with the high operating frequency, sufficient dynamic range exists (13.2:1) so that the end supply should not exhibit cycle skipping. This minimizes the size of output filters. *(See Figure 8.)*

The Design

First, select a timing resistor. To assure that all units operate at 500KHz or above despite tolerance effects, a 16.5KΩ resistor should be sufficient. But, because parasitic capacitances associated with the PCB layout can have a serious effect on clock oscillator performance at high frequencies (the timing capacitance in the 9120 totals less than 10pF), the value of the timing resistor should be confirmed in the final assembly to assure desired performance.

Next, calculate minimum t_{off} and t_{on}. If minimum frequency is 500KHz, worst case maximum can be up to 600KHz, and at 600KHz, maximum duty cycle will be no greater than 46.5%. Thus, minimum t_{on} will be:

1667 nsec • .465 = 775 nsec

and minimum t_{off} will be:

1667 – 775 = 892 nsec

or 53.5% of total period. For peak current calculations (to follow) it will be sufficient to declare D (duty cycle) = 46.5%, and 1-D = 51.5%, leaving a 2% deadband to assure discontinuous-mode operation.

Next, translate the DC current of the output with the greatest percentage of the load (+5V this time) to a peak current using the same formula as in the previous example:

$$.55A \div \sqrt{\frac{.515}{3}} = 1.328A\ I_{peak}$$

This allows us to calculate the inductance of the secondary using E = L dI/dt. Remember that the voltage seen by the inductor includes the forward drop of the output diode, so the actual calculation works out to:

5.75V ÷ (1.328A ÷ 858nsec) = 3.72µH

The -5V winding will be equal in turns (thus also in voltage and inductance) to the +5V winding. The 10V winding, (which powers the HV9120) conducts at the same time as the main +5V winding, and thus has a turns ratio equal to its voltage ratio, (10.7 : 5.7) and no inductance calculation for it is necessary.

SIDE NOTE: The load stated above for the 10V winding (14mA) is considerably larger than the 1mA specification for the HV9120. The remaining 13mA are what is required to provide the charge to the gate of the power MOSFET the HV9120 will be driving at 500KHz. This current was determined by dividing the total gate charge of the MOSFET (Q_g) at V_g = 10V (from the MOSFET data sheet) by 10V (V_g) to determine the effective gate capacitance, then using that capacitance value in $I = CV^2f$ (converting charge to current) to determine the current required to charge the gate 500,000 times per second. While this calculation is a good check of real supply current for the HV9120 in operation, it is seldom necessary unless the converter is operating at over 100KHz.

Next, using the same system, calculate the required inductance of the input winding. To start, we need the power into the magnetic, which is just the power out of the magnetic divided by its efficiency. Power out of the magnetic includes not only output power, but the voltage drop through the output diodes. At the currents needed, 0.75V is a safe estimate for diode drop. So maximum power out of the magnetic will be:

$$[5.75V \bullet (.55A+.03A)] + (10.75V \bullet .014A) = 3.485W$$

Because it is more difficult to design small magnetics (and size was one of our original constraints) to high efficiency, and because higher frequency magnetics tend to be less efficient, this time I will adopt an efficiency estimate of only 94%. Now, power into the magnetic calculates out as:

$$3.485W \div 0.94 = 3.707W$$

To obtain a DC input current, this wattage is divided by the minimum DC voltage across the input winding, which is just the minimum DC input voltage less the drop in the current sensing resistor and the power MOSFET. The maximum drop across the current sensing resistor again should be set to just under 1.0V (from the HV9120 spec.) and a reasonable estimate for drop in the MOSFET is 2.1V, (based on the use of a Supertex #VN0660N3, 600V, 20Ω MOSFET). So minimum input side voltage will be:

$$90 - (1 + 2.1) = 86.9V$$

and DC input current will be:

$$3.707W \div 86.9V = 42.7mA$$

Knowing DC input current and duty cycle we can now calculate peak input current, which will be:

$$0.0427A \div \sqrt{\frac{.465}{3}} = 0.108A$$

Knowing peak input current, minimum input voltage and smallest maximum t_{on}, we can now calculate input side inductance from E = L dI/dt. This works out to:

$$86.9V \div \left(\frac{.108A}{775nsec}\right) = 624\mu H$$

Next, we need to determine the DC resistances of the various windings of the magnetic. In this case, because of the operating frequency, copper losses and core losses probably *will* be approximately equal. Again, power loss in the magnetic is just $P_{in} - P_{out}$ or 222mW. Assuming half of this is copper loss gives a copper loss of 111mW. This should be divided among the various windings in proportion to their proportion of the total wattage.

Input winding: 50%, or 55.5 mW

+5V output: 45.4% or 50.4 mW

–5V output: 2.5% or 2.75 mW

+10V output: 2.2% or 2.40 mW

Actually, this shortchanges the input winding somewhat, as it carries slightly more power than all outputs combined, but this is usually trivial. As before, DC current (NOT peak) is used to determine resistance knowing dissipation:

For the input winding: $.0555W \div .0427A^2 = 30\Omega$

For the +5V winding: $.0504W \div .55A^2 = .166\Omega$

For the -5V winding: $.00275W \div .030A^2 = 3.06\Omega$

For the 10V winding: $.0024W \div .014A^2 = 12.24\Omega$

Coupled Inductor Specification

(Preliminary)



Schematic

Nominal Operating Frequency: 500 to 600 KHz

WDG 1–2: L = 625µH ± 5% with 0.10 A DC Flowing
DCR = 30 Ohms MAX
Leakage Inductance 1–2 with 3–4 shorted
10µH MAX

WDG 3–4: 3.7µH ± 5% with 1.3 A DC Flowing
DCR = 0.16 Ohms MAX

WDG 5–4: Voltage ratio WDG 5–4 to WDG 3–4
1.00 : 1.00 ± 2%
DCR = 3.0 Ohms MAX

WDG 6–7: Voltage ratio WDG 6–7 to WDG 3–4
10.7 : 5.7 ± 2%
DCR = 12.5 Ohms MAX

Polarization: Starts must be as shown on schematic
(pins 1, 4, 5, 7)

Insulation: Vacuum impregnate with class H
thermosetting varnish

Interwinding Insulation: WDG 3–4–5 to WDG 1–2 and 6–7
min 1.5KVAC
WDG 1–2 to WDG 6–7 min 500VAC

Expected Thermal Rise: <60°C in 50°C ambient

Mounting: Through-hole PCB

Figure 9

This gives us enough information to complete a specification for the coupled magnetic. *(See Figure 9.)*

The value of the current sensing resistor can be determined once the peak input current is known. The sensing voltage levels for the HV9120 are the same as they were for the HV9110 in example 1. Thus

$$0.99V \div 0.108A = 9.16\Omega$$

The next lower resistor is 9.09Ω in 1% or 9.1Ω in 5%. As the last time, using a 5% resistor will probably result in very few (if any) units that do not allow full output power at low line. Wattage of the current sense resistor is calculated as I^2R using DC input current (42.7 mA). This calculates out to 16.6 mW based on a 9.1Ω resistor, so a 1/10 watt resistor (if you can find a noninductive one) can be used.

The drop across the main switch and its power loss should be calculated next. In this case we already selected a main switch (a Supertex VN0660N3) based solely on its being the smallest (and least expensive) 600V MOSFET available. The on-resistance of the VN0660N3 is 20Ω, which implies a peak-current voltage drop of 2.16V, and a power dissipation of 36mW, which is easily handled by the TO-92 version.

Using the "square root of inductances ratio" we can now determine the approximate voltages reflected across the coupled inductor to determine the actual voltages present on the main switch when it is off and the diodes when they are blocking. This time that works out to:

$$\sqrt{\frac{625 \times 10^{-6}}{3.7 \times 10^{-6}}}$$

or almost exactly 13:1. Thus when the main switch is off, it will see:

$$5.7V \times 13 = 74V$$

added to the 390V present from the input, a total of 464V. The diodes, when blocking, can see a maximum of

$$390 \div 13 = 30V$$

added to the 5V present on the output capacitors. So 1A 40V Schottky diodes, such as the 1N5819, should work well for 5V output diodes.

If increased efficiency were required, 1N5822 three-amp Schottky diodes, and/or a 500V, 16Ω, VN0650N3 main switch could be substituted.

As with the first example, the next thing to do is to calculate the requirements for the output filter capacitors. This time the ripple specification is easier to meet (100mV vs 25) and the loads are smaller. The technique remains the same, and a 25%/75% division of ripple between capacitance and ESR should still hold. Thus, for the +5V output

$$C = 0.55A \div (.025V \div 930 \times 10^{-9}sec) = 20.5\mu F$$

Remember that for capacitor holdup, *maximum* rather than minimum t_{on} is used, as the time for which the capacitor must hold up is the maximum time the switch could possibly be on. ESR ripple is also done exactly as before:

$$ESR = .075V \div 1.328A = .565\Omega$$

This is a much easier capacitor to find. A Nichicon SF type 150µF, 6.3V would work fine. So would a Sprague 672D227H6R3CG3C (220µF, 6.3V aluminum) or a Sprague 199D336X96R3DA1 (33µF, 6.3V dipped tantalum).

The -5V secondary works the same way, except the current is only 30mA:

$$C = 0.030A \div (.025V \div 930 \times 10^{-9}sec) = 1.1\mu F$$

$$ESR = .075V \div .073A = 1.0\Omega$$

In this case, because the load current (and thus the capacitor) are so small, it is probably better to use a 1µF stacked film capacitor and ignore the ESR which will be orders of magnitude below requirements. A 1µF 50V Wima #MKS-2 (ESR ≈ .02Ω) would be fine. The same capacitor could also be used on the 10V output that feeds the HV9120 (14mA). This particular capacitor is also an excellent choice for the final noise filters on

The Final Design



Figure 10

the regulator's outputs (as in example 1). But in this case the regulator's outputs will not go outside the enclosure and extra noise filters are probably unnecessary.

Feedback for this circuit is shown two ways: First, as just a resistive divider off the secondary that feeds the HV9120, and second as optical feedback, which requires additional circuitry. *(See Figure 10.)* For the regulation specifications given, (±5%) a resistive divider on a separate winding is sufficient over the industrial temperature range (-40°C to +85°C). Such a "divider on a separate output" relies on the magnetic coupling between windings on a common core to regulate the isolated windings. Within limits (accuracy, mostly) it works very well, but it would require an excellent transformer builder to be able to meet ±5% regulation of magnetically coupled outputs over a full -55°C to +125°C military temperature range.

The resistive divider, as in the previous example, can draw very little current, because the CMOS error amp in the HV9120 does not draw significant bias current. Because the last example used 100µA divider current this one will use 40µA. (Using much less than 20µA requires using high value precision resistors that are expensive.) Again, the feedback point of the HV9120 is internally trimmed to expect 4.00V at design output voltage. This time the design voltage of the winding directly coupled to the divider is 10V, so using a 40µA divider current, the lower resistor becomes 100KΩ, and the upper resistor becomes 150KΩ.

Accessory Circuits

1. No snubber circuit is shown on this converter, and none should be necessary. Maximum energy available to be snubbed, like last time, is just $L_{leakage} \times I_{peak}^2$, or 117nJ per switch-off. At 600KHz that works out to 70mW, which is easy to ignore. Also, the main switch chosen has 20pF of reverse transfer capacitance, which can absorb this much energy while only rising an additional 76V. This still leaves V_{drain} of the MOSFET below 90% of breakdown and should be safe.

2. Leading-edge spike suppression on the current sense resistor can be handled as it was in the first example, with a 1KΩ resistor between the top of the current sense resistor and the current sense pin on the HV9120, plus a capacitor between the current sense terminal and ground. For this regulator, leading edge spike suppression is probably *more* important than it was for the last one, because the peak gate drive current to the power MOSFET is actually greater than the load current! Because the gate capacitance of the FET is much smaller though, the capacitor's size should be reduced. 33pF is a good starting value.

3. Optical feedback is usually only used on isolated outputs that must be regulated to a tighter tolerance than ±5% over industrial temperature range or ±7.5% over the military temperature range. Optically isolated feedback has been developed over the past few years so that it is straightforward and relatively inexpensive, consisting of a T.I. #TL431, an optocoupler and two to four resistors. Because of the high gain of the TL431 (80dB), virtually any level of accuracy desired is achievable.

The TL431 requires 2.5V at its third terminal to achieve regulation. As we require a 5V output, the divider resistors will be equal. The TL431 requires a maximum of 4µA into the reference terminal. To hold reference current to a maximum of 1% divider error, divider current must be ≥400µA. Thus the divider resistors should be ≤6250Ω each. A reasonable value is 6.19K.

The original feedback divider at the HV9120 is replaced by a divider composed of the phototransistor and its emitter load. Precision resistors for this divider are no longer required because the regulation loop will compensate for any errors here. The current used earlier on this path (40µA) can be kept, or adjusted as convenient. We will stay with the original value.

The choice of optocoupler will depend on the loop response speed required. Optocouplers tend to be slow, and unless care is taken in optocoupler selection, the optocoupler ends up being the controlling element in regulation loop response speed. For this example, I used a 4N26 because it was on hand. A 6N135 or similar high speed optocoupler would have given loop response more appropriate for a 500KHz converter. The resistor shown between the base of the optoisolator transistor and ground is a noise/leakage eliminator and should have a value between 1MΩ and 10MΩ, depending on the optocoupler used. For a 4N26, 4.7M works well.

Because there are now two op amps in the regulation loop, loop gain will be far more than necessary, and some of it must be done away with. Otherwise stabilization will be a problem. There are two simple ways to eliminate gain. Either convert the error amp in the HV9120 to a gain of –1 configuration with two equal resistors, or add a resistor between the anode of the TL431 and output return to reduce its gain to approximately 1. Both methods work equally well. The error amp in the HV9120 has a minimum guaranteed output sink current of 120µA, so any feedback resistor greater than 50K will allow full opposite swing. 150K gives plenty of margin, and reduces power a little.

Alternatively, a resistor between the anode of the TL431 and output return can be used as a gain-destroyer to reduce the gain of the TL431 (plus the optoisolator) to approximately 1. The value of the gain-destroyer resistor is dependent on the coupling "gain" of the optoisolator and the current required from the phototransistor. Using a 4N26, the current required from the phototransistor is approximately 40µA, and the LED current required to achieve it will be approximately 100µA. To adequately reduce the gain of the TL431 will require a delta V on its anode of about 50mV, so a 470Ω resistor should work.

Conclusion

To demonstrate functionality, both examples were assembled and tested by a technician at our facility. A few suggestions to avoid difficulties are as follows:

First, wire-wrap construction methods are, and always will be, completely incompatible with power supply construction. The light gauge wire will not carry the current, and the stray inductance caused by longer-than-necessary paths will disrupt the circuit and cause additional EMI. Seriously, the requirement for short, low-inductance, low-resistance paths and good mechanical layout throughout the design is mandatory. Every unnecessary tenth of an inch of lead should be eliminated. This may not appear to save space in a completed design, but in fact it will save both space and trouble.

Second, flyback power supplies should never be operated without a load! Once the main switch turns off, the energy stored in the coupled inductor inevitably goes into the output and charges the output filter capacitors. If no load is present to remove the charge, the capacitors or the output diodes will break down.

Third, output voltage ratios for the multiple output windings may need to be adjusted slightly, to get all output voltages into

tolerance. This happened in the small converter where the 10V output winding, because it was closer to the input winding than the other output windings, put out more voltage than planned. The solution was to reduce the number of turns on that winding by about 10%.

Last, my choice of the optoisolator (a 4N26) was not appropriate. The result was that the regulation loop crossover frequency was only 9KHz, when it should have been over 100KHz. A transistor with a 10µsec storage time, like the phototransistor in the 4N26, just isn't capable of the response speed desired from a 500KHz switcher.

In summation, two different circuits have been developed to show the flexibility of flyback converters built with the HV91XX family PWM ICs, and the simplicity of their design and construction. Both circuits met their original design goals. The field of use for the HV91XX family is a lot broader than can be illustrated in a single application note. Many other forms of converters, which may be best suited for their particular purposes can also be built using the HV91XX PWM ICs. Contact Supertex for additional application notes.

1. Reference Data for Radio Engineers, 6th ed. Howard Sams & Co., chapter 44, table 4.
2. Virginia Power Electronics Center, Bradley Department of Electrical Engineering, Virginia Polytechnic Institute and State University, Blacksburg VA 24061.
3. Available from publisher or see footnote 5.
4. Only available from publisher: TESLAco, 10 Mauchly, Irvine CA 92718 (714) 727-1960.
5. Books with ISBN numbers can be ordered from any bookstore. All the books in this list except the TESLAco book can also be acquired from: E.J. Bloom Assoc. Educational Division, 115 Duran Dr., San Rafael CA 94903-2317 (415) 492-1239. They generally have them in stock.
6. Magnetic assemblies for the converters were supplied by: GFS Manufacturing, Inc. 140 Crosby Rd., Dover NH 03820-1409 (603) 742-4375.

Low Dropout 3.0 Volt Linear Regulator

by Jimes Lei, Applications Engineer

Introduction

Low dropout regulators are becoming increasingly important as more and more equipment utilizes 3 volt and 5 volt analog and digital circuits.

The main advantage of low dropout 3.0V linear regulators is full utilization of battery life which makes them desirable for battery-powered applications. The low dropout feature will allow for output regulation even when the input battery voltage is discharged close to its output regulated voltage. This will extend the operating input voltage range and allow circuits to operate at a lower battery voltage.

This application note discusses the advantages of using Supertex part number LP0701N3, which is a very low gate threshold voltage P-Channel MOSFET. This part has a guaranteed maximum threshold of -1.0V and a maximum $R_{DS(ON)}$ of 2.0 ohms at -3.0V drive. This performance is essential for designing an ultralow dropout, low voltage linear regulator.

Circuit Description

The low dropout 3.0V linear regulator shown on Figure 1 utilizes an LP07, an LM10, 4 resistors, and 3 capacitors. The LP07 is a 16.5V, 2.0 ohm, P-Channel MOSFET with a maximum threshold of -1.0V. The LM10 is a dual op-amp with a 0.2V reference. R1 is a potentiometer. R2, R3, and R4 are 5%, 1 / 4 watt resistors. C1, C2, and C3 can be either ceramic or electrolytic capacitors.

A1 is configured as a unity gain buffer for the 0.2V reference. The output of A1 is attenuated by R1 and R2 and is connected to the inverting input of A2. A2 is configured as a noninverting amplifier with a closed-loop gain of (R4 / R3 + 1). The LP07 is configured as a common source amplifier, which functions as a series pass transistor while contributing additional gain to the open-loop gain of A2. The output of A2 regulates the gate of the LP07 for a V_{OUT} of 0.2V x [R1 / (R1 + R2) x (R4 / R3 + 1)]. The resistor values are chosen (explained in detail in the design considerations section of this application note) and R1 adjusted for an output voltage of 3.0V. C3 is in parallel with R4 to reject external noise. C1 and C2 are bypass capacitors.

Any small decrease in V_{OUT} due to a load applied to the output is sensed by R3 and R4 which is fed back to the noninverting input of A2. The output of A2 will drive the gate of the LP07 to a lower potential thereby increasing the gate drive adequately to source current to the output load and maintain a constant output voltage.

Design Considerations

The objective is to implement a 3.0V linear regulator with the lowest possible voltage drop from input to output. The output transistor for a linear regulator can be designed with N-Channel or P-Channel MOSFETs or bipolar NPN or PNP transistors. Figures 2a to 2d show the four possibilities.

In figure 2a, the dropout voltage using an N-Channel MOSFET is too large since it cannot be better than the threshold voltage



Figure 1: Low Dropout 3.0V Linear Regulator



Figure 2a: N-Channel MOSFET



Figure 2b: NPN Transistor



Figure 2c: PNP Transistor



Figure 2d: P-Channel MOSFET

of the MOSFET, which is 1.0V to 4.0V, depending on the type of device used. In figure 2b, the dropout voltage using an NPN is lower but still fairly large. The dropout voltage is typically 0.7V, which is the V_{BE} rating of the transistor.

In figure 2c, the dropout voltage using a PNP transistor is limited by the $V_{CE(sat)}$ rating of the transistor, which is typically -200mV at low collector current. This approach also requires the output of the op-amp to operate 0.7V below its most positive rail at all times.

In figure 2d, the dropout voltage for the P-Channel MOSFET approach is determined by the on-resistance of the device times the load current. The device is driven by the battery voltage minus the minimum output voltage of the op-amp. Similar to the PNP approach, the op-amp is required to operate one threshold below the battery voltage during the no load condition. When the battery voltage is discharged close to 3.0V, the MOSFET chosen should have a very low threshold and a very low on-resistance at low V_{GS} ratings to achieve low dropout.

Conventional P-Channel MOSFETs have guaranteed maximum thresholds of -4.0V, which would require the supply voltage to be greater than 4.0V for adequate turn on. A low threshold, low on-resistance P-Channel MOSFET is ideal for this approach.

The Supertex LP07 has a guaranteed maximum threshold of -1.0V and guaranteed on-resistance at -2.0V, -3.0V, and -5.0V drives. The specifications are shown on the following table.

Parameter	Min	Typ	Max	Units	Conditions
$V_{GS(th)}$	-0.5	-0.7	-1.0	volts	$V_{GS} = V_{DS}$, I_D = -1.0mA
$R_{DS(ON)}$		2.0	4.0	ohms	V_{GS} = -2V, I_D = -50mA
		1.7	2.0	ohms	V_{GS} = -3V, I_D = -150mA
		1.3	1.5	ohms	V_{GS} = -5V, I_D = -300mA

At -3.0V, the on-resistance is 1.7 ohms typical and 2.0 ohms maximum, which helps achieve a low drain-to-source voltage drop. Since the LM10 can swing very close to ground i.e., 0V, the dropout voltage can be estimated to be 2.0 ohms x (I_{LOAD}). For a 50mA load, the dropout voltage is 0.1V which means the battery voltage can be 3.1V with the output still regulated at 3.0V.

Preventing Unwanted Oscillation

The LP07 acts as an additional gain stage to the open-loop gain of A2. The increase in open-loop gain causes the loop gain to be greater than 1 at low closed-loop gain conditions, which causes oscillation. Oscillation can be eliminated by setting the loop-gain to be less than 1. This can be achieved by setting ß(negative feedback) < 1 / gain contributed by the LP07.

The gain contributed by the LP07 is a function of the load and the transconductance, G_{FS}, of the LP07. Figure 3 shows an equivalent circuit of the open-loop gain of the LP07.



Figure 3: LP07 Open-Loop

Figure 4a: G_{FS} vs. I_D at Low Currents



Figure 4b: G_{FS} vs. I_D at High Currents



The G_{FS} of the LP07 varies with I_D, which is also the load current. Typical G_{FS} versus I_D for low and high currents of the LP07 is shown on figure 4a and 4b respectively.

For the no load condition, I_D = 3.0V / (R3 + R4). It is desirable have R3 + R4 large to minimize the amount of biasing current. The sum of R3 + R4 is chosen to be approximately 150K. From figure 4a, G_{FS} is 0.62m℧ for an I_D of 20μamps. V_{OUT} / V_G is calculated as (0.62m℧)(150K) = 93.

For a load current of 100mA, R_{LOAD} = 3.0V / 100mA. Using figure 4b, V_{OUT} / V_G is calculated as (310m℧)(30ohms) = 9.3. The open-loop gain varies with load and is at its maximum during the no load condition. The negative feedback, ß, is R3 / (R3 + R4) and should be set less than or equal to 1 / (V_{OUT} / V_G).

It is desirable to set ß <<1 / 93 since 1 / 93 is a typical value. R3 and R4 are chosen to be 500 ohms and 150K respectively for a ß of 1 / 301, providing an adequate safety margin.

Calculations

The offset voltage, V_{OS}, input biasing current, I_B + and I_B-, and tolerances of the external resistors will affect the output voltage. R1 is used to adjust V_{OUT} to 3.0V. Figure 5 is an equivalent circuit showing V_{OS}, I_B + , and I_B-.

To determine the range of R1, the range of V_I needs to be determined under the worst case conditions. Using superposition, V_{OUT} is calculated as:

$$V_{OUT} = (V_{OS} + V_I)(\frac{R4}{R3} + 1) + I_B^+R4 + I_B^-(\frac{R1R2}{R1+R2})(\frac{R4}{R3} + 1)$$

The LM10 guarantees V_{OS} = 4.0mV max and I_B = 30nA max. R1 x R2 / (R1 + R2) is set at 2K.

For minimum Vi:

$$3.0V = (V_I + 4.0mV)(\frac{157.5K}{475} + 1) + 30nA\ (157.5K) + 30nA(2K)(\frac{157.5K}{475} + 1)$$

3.0V = 3332.6Vi + 1.330V + 4.725mV + 19.95mV

Vi(min) = 4.947mV

For maximum Vi:

$$3.0V = (V_I - 4.0mV)(\frac{142.5K}{525} + 1) - 30nA\ (142.5K) - 30nA(2K)(\frac{142.5K}{525} + 1)$$

3.0V = 272.4Vi-1.090V-4.275mV-16.35mV

Vi(max) = 15.09mV



Figure 5: Offset Voltage and Input Biasing Current

Figure 6: Dropout Voltage



Figure 7: V_{OUT} vs V_{IN}



The range for R1 is:

$$\frac{R1}{R1+R2}(200mV) = Vi$$

$$R1 = \frac{R2}{39.40} \text{ to } \frac{R2}{12.25}$$

Choosing R1 to be a 2K potentiometer, R2 = (2K)(12.25) = 24.5K. R2 should be less than 24.5K so under the worst case conditions, R1 would not operate at its maximum value of 2K. R2 is chosen to be 22K. The range of R1 is calculated as:

R1 = 22K(0.95) / 39.4 to 22K(1.05) / 12.25

R1 = 531 ohms to 1.89K ohms

Measurements

Actual measurements were recorded and are shown on figures 6 and 7. Figure 6 shows the dropout voltage at different load currents. Figure 7 shows the output voltage regulation versus the decrease in battery voltage with a fixed load.

5V Regulators

The low dropout 3.0V regulator in figure 1 can be easily modified to a 5.0V or adjustable low dropout regulator by changing R1 to a 5K potentiometer. Using a voltage controlled resistor for R1 will allow for a programmable low dropout regulator.

Conclusion

Low dropout 3.0V linear voltage regulators are ideal for portable battery operated applications to help extend battery life. The low dropout voltage allows the battery powered equipment to operate at a lower battery voltage.

In addition to the other advantages discussed, MOSFETs increase the efficiency of the circuit because of the current required to drive the gate is virtually zero as it is usually in the sub nanoampere area. Bipolars need base current and this is undesirable especially when battery energy is at a budget. LP07 is ideal for linear applications requiring high efficiency because of its low threshold voltage and low guaranteed on-resistances at 2V, 3V and 5V drives.

Understanding MOSFET Data

The following outline explains how to read and use Supertex MOSFET data sheets. The approach is simple and care has been taken to avoid getting lost in a maze of technical jargon.

The VN0104/VN0106/VN0109 data sheet was chosen as an example because this is one of the most popular devices and has the largest choice of packages. The product nomenclature shown applies only to Supertex proprietary products.

Device Structure

V: Vertical DMOS (discretes & quads)

D: Vertical Depletion-Mode DMOS discretes

T: Low threshold vertical DMOS discretes

A: Lateral DMOS arrays

L: Lateral DMOS discretes

Type of Channel

- N-Channel, or
- P-Channel

Design

Supertex Family number

Drain-to-Source Breakdown Voltage divided by 10.

04: 40 V
06: 60 V
09: 90V

Advanced DMOS Technology

These enhancement-mode (normally-off) DMOS FET transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and negative temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speed are desired.

This section outlines main features of the product

N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS}/ BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package						
			TO-39	TO-92	TO-52	TO-220	Quad P-DIP	Quad C-DIP	DICE
40V	3Ω	2.0A	VN0104N2	VN0104N3	VN0104N9	VN0104N5	VN0104N6	VN0104N7	VN0104ND
60V	3Ω	2.0A	VN0106N2	VN0106N3	VN0106N9	VN0106N5	VN0106N6	VN0106N7	VN0106ND
90V	3Ω	2.0A	VN0109N2	VN0109N3	VN0109N9	VN0109N5	—	—	VN0109ND

Drain to source breakdown voltage & drain to gate breakdown voltage

Maximum resistance from drain to source when device is fully turned on

Minimum drain current when device is fully turned on

Package Options

Hermetic metal can
- Moderate power dissipation
- Industrial/Military applications

Plastic
- Low power
- Mainly commerical applications
- Cost effective

Hermetic metal can
- Low power Industrial/ Military applications



Plastic
- High power
- Commerical/Industrial applications

Ordering Information

BV_{DSS}/ BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package						
			TO-39	TO-92	TO-52	TO-220	Quad P-DIP	Quad C-DIP	DICE
40V	3Ω	2.0A	VN0104N2	VN0104N3	VN0104N9	VN0104N5	VN0104N6	VN0104N7	VN0104ND
60V	3Ω	2.0A	VN0106N2	VN0106N3	VN0106N9	VN0106N5	VN0106N6	VN0106N7	VN0106ND
90V	3Ω	2.0A	VN0109N2	VN0109N3	VN0109N9	VN0109N5	—	—	VN0109ND



14-Lead DIP

Dual in line plastic
- 4 dice in one package
- Commerical/Industrial applications



14-Lead DIP

Dual in line ceramic
- 4 dice in one package for Industrial/Military requirements



NW: Die in wafer form
- 4 inch diameter wafers
- Reject die are inked

ND: Die in waffle pack

Die can be visually inspected to commercial (standard) or military visual criteria (specify while ordering)

Absolute Maximum Ratings

Extreme conditions a device can be subjected to electrically and thermally. Stress in excess of these ratings will usually cause permanent damage.

Ratings given in product summary.

Drain-to Source Voltage	BV_{DSS}
Drain-to-Gate	BV_{DGS}
Gate-to-Source Voltage	±20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature	300°C

Maximum allowable temperature at leads while soldering, 1.6mm away from case for 10 seconds.

V_{GS}
- Most Supertex FETs are rated for ±20V
- ± voltage handling capability allows quick turn off by reversing bias.
- External protection should be used when there is a possibility of exceeding this rating. Stress exceeding ±20V will result in gate insulation degradation and eventual failure.

- All Supertex devices can be stored and operated satisfactorily within these junction temperature (T_J) limits.
- Appropriate derating factors from curves and change in parameters due to reduced/ elevated temperatures have to be considered when temperature is not 25°C.
- Operation at T_J below maximum limit can enhance operating life.

Thermal Characteristics

Device characteristics affecting limits of heat produced and removed from device. Die size, $R_{DS(ON)}$ and packaging type are the main factors determining these thermal limitations.

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}*	I_{DRM}
TO-39	0.8A	2.5A	3.5W	125	35	0.8A	2.5A
TO-92	0.5A	2.0A	1.0W	170	125	0.5A	2.0A
TO-52	0.5A	2.0A	1.0W	170	125	0.5A	2.0A
TO-220	1.5A	2.5A	15.0W	70	8	1.5A	2.5A
Plastic DIP Ceramic DIP	See DMOS Arrays & Special Functions section						

I_D (continuous)

Maximum continuous current carrying capability of device.

- Depends mainly on:
  - A. $R_{DS(ON)}$ - on state resistance
  - B. P_D - maximum power dissipation for package
  - C. Die size
  - D. Maximum junction temperature

I_D (pulsed)

Maximum non-continuous pulse current carrying capability for a 300 µS 2% duty cycle pulsed.

- Depends mainly on :
  - A. $R_{DS(ON)}$
  - B. P_D max
  - C. Diameter of bonding wire
  - D. Die size
  - E. Maximum junction temperature

Power Dissipation

- Maximum power package can dissipate when case temperature is 25°C.
- When case temperature is higher than 25°C, use P_D vs. T_C curve to determine dissipation permissible.

θ_{ja}

Thermal resistance from junction to air.

- Depends mainly on package and die size

θ_{jc}

Thermal resistance from junction to case.

- Depends mainly on package and die size
- To determine T_J use equation $T_J = P_D \times \theta_{jc} + T_A$

I_{DR}

Continuous current handling capability of drain to source diode.

- Factors affecting value same as I_D (continuous)

I_{DRM}

300 µS, 2% duty cycle pulsed. Current handling capability of drain source diode.

- Factors affecting this parameter same as I_D (pulsed)

Electrical Characteristics

The following DC parameters are 100% tested with 300μS, 2% duty cycle pulsed at 25°C, BV_{DSS}, $V_{GS(TH)}$, I_{DSS}, $I_{D(ON)}$ & $R_{DS(ON)}$.

- $\Delta V_{GS(TH)}$ and $\Delta R_{DS(ON)}$ are guaranteed by design ie., when device is functional for other DC parameters, these two parameters will not deviate from published values.
- Since a representative sample is adequate to assure consistency of specs, A.C. parameters are sample tested on a lot/batch basis.
- High temperature testing on sample basis when requested with hi-rel processing.
- Refer to section 3 "power MOS structures" for test circuits used for measurement.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	VN0109	90			V	V_{GS} = 0, I_D = 1mA
		VN0105	60				
		VN0104	40				
$V_{GS(th)}$	Gate Threshold Voltage		0.8		2.4	V	V_{GS} = V_{DS}, I_D = 1mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-3.8	-5.5	mV/°C	V_{GS} = V_{DS}, I_D = 1mA
I_{GSS}	Gate Body Leakage				100	nA	V_{GS} = ± 20V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current				1	μA	V_{GS} = 0, V_{DS} = Max Rating
					100		V_{GS} = 0, V_{DS} = 0.8 Max Rating T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current		0.5	1.0		A	V_{GS} = 5V, V_{DS} = 25V
			2.0	2.5			V_{GS} = 10V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			3.0	5	Ω	V_{GS} = 5V, I_D = 250mA
				2.5	3		V_{GS} = 10V, I_D = 1A
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			0.7	1	%/°C	V_{GS} = 10V, I_D = 1A
G_{FS}	Forward Transconductance		300	450		mΩ	V_{DS} = 25V, I_D = 0.5A
C_{ISS}	Input Capacitance			45	60	pF	
C_{OSS}	Common Source Output Capacitance			20	25		
C_{RSS}	Reverse Transfer Capacitance			5	8		
$t_{d(ON)}$	Turn-ON Delay Time			3	5	ns	V_{DD} = 25V I_D = 1A R_{GEN} = 25Ω
t_r	Rise Time			5	8		
$t_{d(OFF)}$	Turn-OFF Delay Time			6	9		
t_f	Fall Time			5	8		
V_{SD}	Diode Forward Voltage Drop			1.2	1.8	V	V_{GS} = 0, I_{SD} = 1.0A
t_{rr}	Reverse Recovery Time			400		ns	V_{GS} = 0, I_{SD} = 1.0A

BV_{DSS}

- Please see product summary (part I)
- Positive temperature coefficient. See curve BV_{DSS} vs. T_J.

$V_{GS(TH)}$

- Voltage required from gate to source to turn on device to certain I_D current value given in "condition" column.
- I_D measurement condition is low for small die and higher for larger die.

$\Delta V_{GS(TH)}$

- Threshold voltage reduces when temperature increases and vice versa.
- Value at temperature other than 25 °C can be determined by $V_{GS(TH)}$ (normalized) vs. T_J curve.

I_{GSS}

- Since the gate is insulated from the rest of device by a silicon dioxide insulating layer, this parameter depends on thickness/integrity of layer and size of device.
- Measured at maximum permissible voltage from gate to source: ±20V.
- Values of this parameter are often tens/hundreds of times less than published maximum value. Electrical screening is done at 100nA since test equipment functions slowly at lower values, which is not practical for mass production. Consult factory for screening lower values.

I_{DSS}

- This is the leakage current from drain to source when device is fully turned off.
- Measured by applying maximum permissible voltage between drain and source (BV_{DSS}) and gate shorted to source (V_{GS} = 0)
- Special electrical screening possible at lower values since max. published values are higher to achieve practical testing speeds.

$I_{D(ON)}$

- Defined as the minimum drain current when device is turned on.
- Supertex measures $I_{D(ON)}$ min. at two test conditions:

  V_{GS} = 5V and V_{GS} = 10V, to give the designer a look at both logic level turn on and full turn on

  Although Supertex specifies a typical value of $I_{D(ON)}$, the designer should use minimum value as the worst case.

$R_{DS(ON)}$

- Drain to source resistance measured when device is partially turned on at V_{GS} = 5V, and fully turned on at V_{GS} = 10V.
- Designers should use maximum values for worst case condition.
- When better turn on characteristics (ie., low $R_{DS(ON)}$) is required for logic level inputs, Supertex's low threshold TN & TP devices may be used.
- Typical value of $R_{DS(ON)}$ can be calculated at various V_{GS} conditions by using output characteristics or saturation characteristics family of curves (I_D vs. V_{DS}).
- $R_{DS(ON)}$ increases with higher drain currents. $R_{DS(ON)}$ curve has a slight slope for low values of I_D, but rises rapidly for high values.

$\Delta R_{DS(ON)}$

- Positive temperature coefficient.
- Enhances stability due to current sharing during parallel operation.

Switching Characteristics

- Extremely fast switching compared to bipolar transistors, due to absence of minority carrier storage time during turn off.
- Switching times depend almost totally on interelectrode capacitance, R_S (source impedance) and R_L (load impedance) as shown on test circuit.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	VN0109	90			V	V_{GS} = 0, I_D = 1mA
		VN0105	60				
		VN0104	40				
$V_{GS(th)}$	Gate Threshold Voltage		0.8		2.4	V	V_{GS} = V_{DS}, I_D = 1mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-3.8	-5.5	mV/°C	V_{GS} = V_{DS}, I_D = 1mA
I_{GSS}	Gate Body Leakage				100	nA	V_{GS} = ± 20V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current				1	µA	V_{GS} = 0, V_{DS} = Max Rating
					100		V_{GS} = 0, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current		0.5	1.0		A	V_{GS} = 5V, V_{DS} = 25V
			2.0	2.5			V_{GS} = 10V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			3.0	5	Ω	V_{GS} = 5V, I_D = 250mA
				2.5	3		V_{GS} = 10V, I_D = 1A
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			0.7	1	%/°C	V_{GS} = 10V, I_D = 1A
G_{FS}	Forward Transconductance		300	460		mΩ	V_{DS} = 25V, I_D = 0.5A
C_{iss}	Input Capacitance			45	60	pF	
C_{oss}	Common Source Output Capacitance			20	25		
C_{rss}	Reverse Transfer Capacitance			5	8		
$t_{d(ON)}$	Turn-ON Delay Time			3	5	ns	V_{DD} = 25V, I_D = 1A, R_{GEN} = 25Ω
t_r	Rise Time			5	8		
$t_{d(OFF)}$	Turn-OFF Delay Time			6	9		
t_f	Fall Time			5	8		
V_{SD}	Diode Forward Voltage Drop			1.2	1.8	V	V_{GS} = 0, I_{SD} = 1.0A
t_{rr}	Reverse Recovery Time			400		ns	V_{GS} = 0, I_{SD} = 1.0A

G_{FS}

- Represents gain of the device and can be compared to H_{FE} of a bipolar transistor.
- Value is the ratio of change in I_D for a change in V_{GS}

$$G_{FS} = \frac{\Delta I_D}{\Delta V_{GS}}$$

- Rises rapidly with increasing I_D, and then becomes constant in the saturation region. See G_{FS} vs. I_D curve.

C_{ISS}, C_{RSS}, C_{OSS}

- Please see section 3 in Databook "Power MOSFET Electrical Performance" for interelectrode capacitances and equivalent circuit.
- Supertex interdigitated structures have lowest C_{ISS} in the industry for comparable die sizes and exhibit excellent switching characteristics.
- Values of these capacitances are high at low voltages across them. Please see capacitance vs V_{DS} curves for details.
- Negligible effect of temperature on capacitances.
- The following equation may be used for calculating effective value of C_{ISS} with "Miller Effect."

$C_{ISS} = C_{GS} + (1+G_{FS}\ R_L)\ C_{GD}$



$C_{ISS} = C_{GD} + C_{GS}$

$C_{OSS} = C_{GD} + C_{DS}$

$C_{RSS} = C_{GD}$

$T_{d(ON)}$

During this period, the drive circuit charges C_{ISS} up to $V_{GS(TH)}$. Since no drain current flows prior to turn on, V_{DS} and consequently C_{ISS} remain constant. Region I on the V_{GS} vs. Q_G curve shows linear change in voltage with increasing Q_G.

Gate Drive Dynamic Characteristics



Switching Characteristics (continued)

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	VN0109	90			V	V_{GS} = 0, I_D = 1mA
		VN0106	60				
		VN0104	40				
$V_{GS(th)}$	Gate Threshold Voltage		0.8		2.4	V	V_{GS} = V_{DS}, I_D = 1mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-3.8	-5.5	mV/°C	V_{GS} = V_{DS}, I_D = 1mA
I_{GSS}	Gate Body Leakage				100	nA	V_{GS} = ± 20V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current				1	µA	V_{GS} = 0, V_{DS} = Max Rating
					100		V_{GS} = 0, V_{DS} = 0.8 Max Rating T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current		0.5	1.0		A	V_{GS} = 5V, V_{DS} = 25V
			2.0	2.5			V_{GS} = 10V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			3.0	5	Ω	V_{GS} = 5V, I_D = 250mA
				2.5	3		V_{GS} = 10V, I_D = 1A
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			0.7	1	%/°C	V_{GS} = 10V, I_D = 1A
G_{FS}	Forward Transconductance		300	450		mmho	V_{DS} = 25V, I_D = 0.5A
C_{ISS}	Input Capacitance			45	60	pF	
C_{OSS}	Common Source Output Capacitance			20	25		
C_{RSS}	Reverse Transfer Capacitance			5	8		
$t_{d(ON)}$	Turn-ON Delay Time			3	5	ns	V_{DD} = 25V I_D = 1A R_{GEN} = 25Ω
t_r	Rise Time			5	8		
$t_{d(OFF)}$	Turn-OFF Delay Time			6	9		
t_f	Fall Time			5	8		
V_{SD}	Diode Forward Voltage Drop			1.2	1.8	V	V_{GS} = 0, I_{SD} = 1.0A
t_{RR}	Reverse Recovery Time			400		ns	V_{GS} = 0, I_{SD} = 1.0A

t_r

- When C_{ISS} is driven to a voltage exceeding $V_{GS(TH)}$, conduction from drain source begins. G_{FS} increases causing increase in C_{ISS} due to "Miller Effect" Charge requirements to Region II increase considerably. Gain stabilizes in Region III and "Miller Effect" is nullified, resulting in a linear change in V_{GS} for increase in Q_G.

$t_{d(OFF)}$

- The sequence of events now begins to reverse. C_{ISS} discharges through R_{GEN}. The rise of V_{DS} is initially slowed by increase of output capacitance.

t_f

- V_{DS} rises as the load resistor charges the output capacitance.

V_{SD}

- This is the forward voltage drop of the parasitic diode between drain and source.
- Diode my be used as a commutator in H bridge configurations or in a synchronous rectifier mode. Excessive fly back voltages may be clamped by this diode in a totem pole configuration.

t_{RR}

- The reverse recovery time is the time needed for the carrier gradient, formed during forward biasing, to be depleted when the biasing is reversed.
- An external fast recovery diode may be connected from drain to source to improve recovery time.

Constant Current Sources and Depletion-Mode FETs

Depletion-mode MOSFETs can be used either as "normally closed" switches or current sources. This note shows circuits, utilizing depletion mode devices, that will benefit many applications. The main performance features of the circuits and examples of applications are listed. For more applications information on depletion mode MOSFETs, refer to other LND1 and DN25 series application notes.

High Voltage Protected Regulator



- ☐ ±500V transient protection
- ☐ +5 to +500V operation
- ☐ Typically 800nA quiescent current
- ☐ See application note AN-D17 for details

Telecommunication, automotive, fax machines, off-line control circuits

Zero Bias Amplifier



- ☐ Very high input impedance
- ☐ Large output swing

Instrumentation amplifier for sensors/transducers

Switchable Bleed Resistor



- ☐ 500V operation
- ☐ Saves power

High voltage power supply, lab equipment

Off-Line Trickle Charger



- ☐ Suitable for single or multiple cells
- ☐ High compliance voltage

Hard-wired smoke alarms, burglar alarms, security systems

Off-Line Voltage Reference



- ☐ Universal input
- ☐ Resistor values determine voltage references
- ☐ See application note AN-D10 for details

Instrumentation, VCRs, televisions, ATEs

High Voltage Ramp Generator



- ☐ High linearity
- ☐ Adjustable slope
- ☐ See application note AN-D12 for details

Piezo transducer drivers, measuring instruments, soft start controls

High Voltage Protection



- ☐ ±500V protection
- ☐ Stack for ±1000V or higher
- ☐ Current limiter
- ☐ See application note AN-D11 for details

Handheld meters, lab instruments, data communication lines, resettable fuses

High Voltage High Gain Amplifier



- ☐ High input impedance
- ☐ Up to 500 V operation
- ☐ Over 60dB gain

High voltage linear regulators, instrumentation amplifiers, piezo transducer drivers

High Voltage Off-Line Linear Regulator

by Jimes Lei, Applications Engineer

Introduction

There are many applications for small, linear voltage regulators that operate from high input voltages. They are ideally suited for powering CMOS ICs, small analog circuits, and other loads requiring low current. These circuits can be used in several applications requiring power directly from the utility line. They can also be used for applications which either have very wide input voltage variations or environments with high voltage spikes; for example, telecommunications, automotive, and avionics. This application note discusses several circuits which will benefit these applications.

Direct off-line applications require operation at 120VAC to 240VAC which corresponds to maximum peak voltages of ±340V. Applications in telecommunications, automotive, and avionics require immunity against very fast, high voltage transients. In telecommunications, the high voltage transients are caused by lightning or spurious radiations. In automotive and avionics they are caused by inductive loads such as ignition coils and electrical motors. International Standards Organization specification ISO/TR7637, for electrical interference by conduction and coupling in automobiles, shows that transients up to -300V and +120V can be generated due to various inductive loads

In addition to the ability to withstand high voltages, many circuits used for the above mentioned applications also require low quiescent current. The low quiescent current is required to minimize power dissipation in these linear regulators. Many telecommunication applications require very low quiescent current because there are limitations to the allowable current that can be drawn from the telephone lines. Automotive and avionics applications require low quiescent current to minimize the loading on batteries, especially when the vehicles are not in use for long periods of time. For example, only a few microamperes are needed for powering memory ICs. In such situations the quiescent current of the regulator should be within a few microamperes.

The high voltage protected, 5.0V linear regulator shown in Figure 1 meets all of the above requirements. It is very simple, compact and inexpensive. The high operating voltage and high transient voltage protection are achieved by using Supertex part #LND150N8 in conjunction with a 5.0V linear regulator, Ricoh part #RH5RA50AA.



Figure 1: High Voltage Universal Off-Line Linear Regulator

Circuit Description

The LND150N8 is a 500V, N-channel, depletion-mode MOSFET. It has a maximum $R_{DS(ON)}$ of 1.0Kohm, $V_{GS(OFF)}$ of -1.0V to -3.0V, and an I_{DSS} of 1.0mA to 3.0mA. The RH5RA50AA is a 5.0V ±2.5% voltage regulator with a maximum quiescent current of 1.0µamp. Both these parts are available in the SOT-89 (TO-243AA) surface mount package.

The high voltage input, HV_{IN}, is connected to the anode of diode D. The cathode of the diode is connected to the drain of the LND1. The diode is used as protection against negative transient voltages and as a half-wave rectifier for off-line application. The LND1 is connected in the source follower configuration, with its gate connected to the output, V_{OUT}, and its source to the input of the 5.0V regulator, V_{IN}. Capacitors C_1, C_2 and C_3 are bypass capacitors. C_3 is required when HV_{IN} is negative, such as during the negative half cycle of an AC line, or negative transients. The proper value of C_3 is chosen based on the worst case duration and duty cycle of the negative pulses on HV_{IN}.

HV_{IN}, V_{IN} and V_{OUT} are at 0V before a voltage is applied to HV_{IN}. The LND1 is turned on when its gate-to-source voltage, V_{GS} = 0V. Once a voltage is applied to HV_{IN}, current will flow through the diode and the "normally on" channel of the LND1 charging capacitor C_2. The voltage across C_2 is connected to V_{IN}. As V_{IN} starts to increase, V_{OUT} will also continue to increase until it reaches its regulated voltage of 5.0V.

The LND1 is configured as a source follower with its gate connected to a fixed 5.0V value (nominal). The voltage on the source, V_{IN}, will follow the voltage on its gate, minus V_{GS}. $V_{IN} = V_{OUT} - V_{GS}$ where V_{GS} is the voltage required to supply the input current I_{IN}. If 500VDC is applied on HV_{IN}, V_{OUT} will remain at 5.0V and V_{IN} should be between 6V to 8V, since $V_{GS(OFF)}$ of LND150N8 is guaranteed to be -1V to -3V volts. The actual observed value was 6.26V.

The dropout voltage, ($V_{IN} - V_{OUT}$), for the 5.0V regulator with a 1.0mA load is rated as 30mV. To maintain regulation, V_{IN} must be equal to or greater than 5.03V. As I_{IN} increases, V_{IN} decreases and thereby increases the gate-to-source voltage on the LND1 to meet the I_{IN} requirement. The transfer characteristics of the LND1 gives a good indication of V_{GS} vs. I_{IN}.

Advantages of the LND1

The important parameters of the LND1 are its 500V breakdown voltage, 1.5pF output capacitance and 1.0Mohm dynamic output

impedance. Supertex utilizes a proprietary design and fabrication process to achieve very flat output characteristics which gives this device its very high dynamic impedance, r_o. The RH5RA50AA has an absolute maximum input voltage rating of 13.5V. The high breakdown voltage of the LND1 extends the maximum input operating voltage range from 13.5V to 500V. The low output capacitance and high dynamic impedance prevent the input voltage of the RH5RA50AA from exceeding its absolute maximum value of 13.5V when very fast high voltage transients are present. The ripple rejection ratio is also improved by several orders of magnitude.

LND1 improves the performance of the 5.0V linear regulator in the areas listed below. Observations and measurements were taken under three different loading conditions: no load, 10Kohm, and 5.0Kohm.

a) DC operation extended from 13.5V to 500V

b) High voltage transient protection

c) Greatly improved ripple rejection ratio

d) Eliminates power-up transients

DC Operation

The LND1 increases the maximum operating voltage range from 13.5VDC to 500VDC. In order for the output to maintain regulation, the voltage difference (V_{IN}-V_{OUT}), must be greater than the regulator's specified dropout voltage of 30mV at 1.0mA load current. The measurements are shown below.

HV_{IN}	I_{IN}	V_{IN}	V_{OUT}	Conditions
10V to 500V	770nA	6.26V	5.02V	No load
10V to 500V	503µA	5.56V	5.02V	10Kohm
10V to 500V	1.0mA	5.30V	5.02V	5.0Kohm

Since the LND150N8 is connected in a source follower configuration, the value of V_{IN} can be estimated as shown in Figure 2.

High Voltage Transient Protection

Positive and negative transient voltages were applied on HV_{IN}. The positive transient voltages are blocked by the LND1 and the negative transient voltages are blocked by the 1N4005 diode, which has a 600V PIV rating.



Figure 2: V_{IN} Calculation

Figure 3 shows the test conditions used for simulating transient voltages. Positive 300V pulses with a pulse width of 500nsec, a rise time of 10nsec, and a duty cycle of 1.0% are superimposed on the 10VDC line of HV_{IN}. Figures 4a and 4b are waveforms showing HV_{IN}, V_{IN} and V_{OUT}.

The low drain-to-source capacitance, $C_{DS} = C_{OSS} - C_{RSS} = 1.5pF$, and high dynamic output impedance, r_o = 1.0Mohm, of the LND1 inherently give the LND1 excellent frequency response. The LND1 configured as a source follower will effectively protect high voltage



Figure 3: Positive Transient Test Condition



Figure 4a: HV_{IN} and V_{IN}



Figure 4b: HV_{IN} and V_{OUT}



r_o = AC resistance, typically 1.0MΩ
(almost no effect on V_{IN})

$$I_D = C_{DS}\frac{dV}{dt} = 1.5pF\left(\frac{300V}{10nsec}\right) = 45mA$$

$$\Delta V_{IN} = \frac{I \bullet dt}{C_2} = \frac{(45mA)\ (10nsec)}{0.01\mu F}$$

$$\Delta V_{IN} = 45mV_{PEAK}$$

Figure 5: Estimate V_{IN} Increase due to Transients

transients on HV_{IN} from affecting V_{IN}. The only paths for transient voltages to get into V_{IN} are through the 1.5pF C_{DS} or 1.0Mohm r_O. Any transient voltages that pass through will be further attenuated by C_2. The increase in V_{IN} caused by the transient voltage can be estimated with the equivalent circuit shown in Figure 5.

Negative 300V pulses with a pulse width of 500nsec, a rise time of 10nsec, and a duty cycle of 1.0% are superimposed on the 10VDC line of HV_{IN}. The 1N4005 diode is reverse biased and blocks the negative voltage. Figures 6a and 6b are waveforms showing HV_{IN}, V_{IN}, and V_{OUT}.

The LND1 with the 1N4005 effectively protects the input of the 5.0V regulator from positive and negative transient voltages. Theoretical and measured values indicated V_{IN} will never exceed its maximum rating of 13.5V.

Ripple Rejection Ratio

The ripple rejection ratio, RR, demonstrates the LND150N8's capability of filtering AC ripple on the input of HV_{IN}. A $4.0V_{P-P}$, 1.0MHz sinusoidal signal was applied to the 5.0V regulator with and without the LND1. Figure 7 shows the test conditions.



Figure 7: Ripple Rejection Test Conditions

Measured results are as follows:

Peak-to-peak output AC voltage, $RR = 20\log\left|\frac{V_{OUT}}{4.0V}\right|$

V_{OUT} with LND1	V_{OUT} without LND1	Conditions
1.3mV, RR = -70dB	2.90V, RR = -2.8dB	No load
1.3mV, RR = -70dB	2.90V, RR = -2.8dB	10Kohm
1.3mV, RR = -70dB	2.90V, RR = -2.8dB	5.0Kohm

The amount of AC attenuation due to the LND1 can be estimated by the equivalent circuit and equations shown in Figure 8.

The ripple rejection ratio was improved by a factor of 1000. Such a high ripple rejection ratio is particularly useful for off-line applications. A typical 240VAC off-line application is shown in Figure 9a.



$$V_{IN} = \frac{C_{DS}}{C_{DS} + C_2} HV_{IN}$$

$$V_{IN} = \frac{1.5pF}{1.5pF + 0.01\mu F}(4.0V_{P-P})$$

$$V_{IN} = 600\mu V_{P-P}$$

Figure 8: Ripple Rejection Calculation



Figure 6a: HV_{IN} and V_{IN}



Figure 6b: HV_{IN} and V_{OUT}



Figure 9a: 240VAC Off-Line 5.0V Regulator

Figure 9b shows the voltage waveforms at the drain, V_{DRAIN}, of the LND1 and the AC voltage at V_{OUT}. There were 290 Volts of AC ripple observed on V_{DRAIN} with less than 2.0millivolts of ripples on V_{OUT}.

C_3 is a high voltage holding capacitor. In order to minimize size and cost, more often than not it is desirable to select C_3 to be as small as possible. The high ripple rejection ratio helps in achieving a small size of C_3 because it allows for large AC input voltage with negligible AC output voltage.

Power-Up Transient Suppression

The circuits shown in Figures 10a and 10b are powered up from 0V to 10V in 100nsec. This test demonstrates the stability of the circuit, the amount of overshoot voltage on V_{OUT}, and the amount of time required for the output to settle. Large overshoot voltages on V_{OUT} may damage sensitive loads, such as CMOS circuits.

The test results were:

With LND1		Without LND1		Conditions
V_{PEAK}	t_r	V_{PEAK}	t_r	
0.0V	50µsec	7.6V	1.0µsec	No load
0.0V	60µsec	7.0V	1.0µsec	10Kohm
0.0V	80µsec	6.9V	1.0µsec	5.0Kohm

While there was a large overshoot voltage without the LND1, no overshoots were observed in the circuit employing the LND1. Loads prone to damage by overshoots can be effectively protected by using the LND1.



Figure 9b: V_{DRAIN} and V_{OUT}

Conclusion

The high voltage protected, low power, 5.0V linear regulator in Figure 1 is a robust, compact, cost effective regulator. It can operate up to 500VDC, protect against ±500V transients, and has a maximum quiescent current of 1.0µamp. The electrical characteristics of the LND1 allow for the 500V operation and protection. Some examples are proximity controlled light switches, street lamp control, fax machines, modems, and power supplies for CMOS ICs in automotive, avionics and a variety of applications.

Other Application Ideas

The circuit in Figure 1 can be easily modified for higher current capability. The LND1 can be replaced by the Supertex DN2540N5, which is a 400V, 150mA depletion-mode MOSFET in a TO-220 package. In case the current is low and the worst case power dissipation for the DN25 is below 1Watt, the TO-92 version (part #DN2540N3) can be used to save space and cost. Figure 11 utilizes an op-amp and an enhancement-mode MOSFET for a much higher output current capability. Figure 12 is an off-line street lamp control where V_{SENSE} is the input voltage from a light sensing device.



Figure 10a: Power Up Response with LND1



Figure 10b: Power Up Response without LND1



Figure 11: High Output Current Linear Regulator



Figure 12: Off-Line Street Lamp Controller

Constant Current Sources and Depletion-Mode FETs

Depletion-mode MOSFETs can be used either as "normally closed" switches or current sources. This note shows circuits, utilizing depletion mode devices, that will benefit many applications. The main performance features of the circuits and examples of applications are listed. For more applications information on depletion mode MOSFETs, refer to other LND1 and DN25 series application notes.

Current Surge Protection



- ☐ Current limit up to 150mA
- ☐ Back-to-back pair for bi-directional limiting

Inrush limiting for lamps/motors/capacitive loads, instrumentation, telecommunication

High Voltage Protected Regulator



- ☐ ±400V transient protection
- ☐ +5V to +400V operation
- ☐ Typically 800nA quiescent current

Telecommunication, automotive, fax machines, off-line control circuits

Solid State Relay



- ☐ Normally on
- ☐ ±400V blocking
- ☐ Low C_{IN} for fast switching

Telecommunication, instrumentation, fax machines, modems, data line diagnostics

SMPS Start-Up



- ☐ Off-line capability
- ☐ Switchable to save power
- ☐ Improves efficiency

Switchmode power supply

High Voltage Level Translator for Motor Drives

by Jimes Lei, Applications Engineer

Introduction

The Supertex HT0130 is a 300V 8-channel high voltage level translator designed to drive and control the gates of eight independent high voltage P-channel MOSFETs via low voltage CMOS logic control signals. A logic low on one of the inputs of the HT01 will cause the corresponding output to drop typically 14V below the high voltage rail, which is used to safely turn on an external P-channel MOSFET with –14V gate-to-source voltage. A typical application of the HT01 being used in a full H-bridge high voltage DC motor controller for tape drives, utilizing several DC motors, is shown in Figure 1. The major advantages of the HT01 over existing level translation approaches are the ease in design, the reduction of discrete components and the ability to operate at DC levels.

The advantage of high voltage DC motors over lower voltage DC motors is that they require less current for the same mechanical output. Although their operating voltage is higher, the total input power is approximately the same. The lower current operation is advantageous to minimize the power dissipated across the driver transistor due to reduced $I^2R_{DS(ON)}$ losses. The output drivers therefore need not have low on-resistance.

Circuit Description

The DC motor shown in Figure 1 is used for industrial tape drives. A full H-bridge configuration is required for bi-directional capability used for tape rewinding and forwarding. The full H-bridge consists of the Supertex TQ3001N6 low threshold complementary quad N- and P-channel MOSFETs operating from a 35V line. The N-channel transistors are low threshold MOSFETs and can be driven directly from 5.0V logic.

A logic low signal at the input of the HT01 will turn on the P-channel transistors by driving the gate to the positive rail minus the guaranteed clamp voltage of the device, V_{PP}–V_Z. The N-channel transistors are driven directly from the CMOS logic.

To forward wind the tape, P1 and N2 are on and P2 and N1 are off. To rewind, P2 and N1 are on and P1 and N2 are off. To brake, N1 and N2 are on and P1 and P2 are off. The logic truth table showing the different states is as follows:

Truth Table

Logic				MOSFETs				Motor Status
A	B	C	D	P1	N1	P2	N2	
0	0	1	1	On	Off	Off	On	Forward
1	1	0	0	Off	On	On	Off	Rewind
1	1	1	1	Off	On	Off	On	Brake
1	0	1	0	Off	Off	Off	Off	Coast

It is desirable to brake the motor during transitions between forwarding and rewinding. This will avoid stretching and possibly breaking the tape. Braking between transitions will also eliminate the possibility of having both transistors on the same leg "on," thereby shorting the V_{PP} line to ground creating high crossover current.

Advantages in Using the HT01

The designer can choose from many different techniques for high voltage high side P-channel drivers. They all, however, require a fair amount of external components per driver. Bootstrapping, charge pumps, optocouplers, floating power supplies and pulse



Figure 1: H-Bridge Motor Driver



Figure 2: 1 of 8 HT01 Output

transformers are a few examples. The HT01, which is available in a single 20 pin DIP will drive eight independent P-channel MOSFETs with no external components required. Applications for this device include motor drivers, solenoid drivers, and high side DC switches. The HT01 will also operate with a DC input to keep the P-channel MOSFET continuously "on" as required in this application. Other techniques such as the use of bootstrapping capacitors and pulsed transformers cannot operate at DC because these schemes require periodic charging.

The HT01 is guaranteed to operate at logic levels from 4.75V to 15.0V, making it compatible with both TTL and CMOS logic. The outputs are designed with constant current sources that can sink and source 100µamps and 200µamps, respectively. The outputs can be easily paralleled for higher current capability. Output voltages will swing from V_{PP} to V_{PP}-V_Z where V_Z is guaranteed to be between 11V min and 17V max when V_{PP} is between 12V to 275V.

HT01 Output

The HT01 outputs are designed to drive capacitive loads. A simplified internal schematic of 1 of 8 HT01 output is shown in Figure 2. I_1 and I_2 are constant current sources. A logic low on V_{IN} will close switch S. I_2 will sink 300µamps to V_{NN} and is equal to I_1+I_Z+I_{SINK}. V_{OUT} is therefore discharged by I_{SINK} to V_{PP}–V_Z. A logic high on V_{IN} will open switch S. I_2 will have no current path to V_{NN} and therefore will appear effectively as a series resistor with the opened switch S. I_1 will charge V_{OUT} to V_{PP} with a constant current of 200µamps. As V_{OUT} charges close to V_{PP}, I_1 will effectively appear as a resistor between V_{OUT} and V_{PP}.

HT01 Switching Speed

The switching speed will depend on the input capacitance of the MOSFETs driving the motor. The following explains various factors to be considered in order to understand the charging and discharging requirements of the input capacitance. The calculated values are based on a single channel driving the P-channel MOSFET of the TQ3001N6. Faster switching speeds can be obtained by connecting multiple HT01 outputs in parallel.

During the forward mode, the HT01 will try to discharge the gate of P1 to V_{PP}–V_Z = 22V through a constant current sink of 100µamps. The gate-to-drain, C_{GD}, and gate-to-source, C_{GS}, capacitances will start to discharge to 22V. As the voltage on the gate reaches the threshold of the device, the device will start to turn on and the voltage on the drain will increase to V_{PP}. This will cause the voltage on the gate V_g to increase due to the capacitive coupling of C_{GD}. This results in a plateau on the gate of P1.

This additional discharging of C_{GD} is often referred to as Miller effect. Once V_{OUT1} reaches 35V, the gate will continue to dis-



Figure 3: Gate Voltage Waveform

charge to 22V fully turning on the device. Figure 3 shows a simplified equivalent circuit and a sketch of the three different regions.

The waveforms in each of the three regions can be approximated by the following equations to determine the switching speed.

Region I: The output of the HT01 discharges the C_{ISS} of the P-channel MOSFET to its threshold voltage. This estimates the delay time of V_{OUT}.

$$I = C\frac{dv}{dt};\ C_{ISS} = C_{GS} + C_{GD} \text{ at } V_{DS} = -35V$$

$$\frac{dV_{GS}}{dt} = \frac{-I_{SINK}}{C_{ISS}} = \frac{-100\mu A}{95pF} = -1.05V/\mu sec$$

$$t_1 = \frac{V_{GS}(th)}{dV_{GS}/dt} = \frac{-2.0V}{-1.05V/\mu sec} = 1.9\mu sec$$

Region II: The output of the HT02 discharges the C_{RSS} of the P-channel MOSFET by 35V. This estimates the rise time of V_{OUT}.

$$I = C\frac{dv}{dt};\ C_{RSS} = C_{GD} \text{ at } V_{DS} = -35V \text{ to } 0V$$

$$dt = \frac{C_{RSS} \bullet dV}{-I_{SINK}} = \frac{(60pF)(-35V)}{-100\mu A} = 21\mu sec$$

$$t_2 = t_1 + dt = 22.9\mu sec$$

Region III: The output of the HT01 discharges the C_{ISS} of the P-channel MOSFET from –2V to –13V. This estimates the time to fully turn on the MOSFET.

$$I = C\frac{dv}{dt};\ C = C_{ISS} \text{ at } V_{DS} = 0V$$

$$\frac{dV_{GS}}{dt} = \frac{-I_{SINK}}{C_{ISS}} = \frac{-100\mu A}{310pF} = -0.32V/\mu sec$$

$$dt = \frac{-V_Z - V_{GS}(th)}{dV_{GS}/dt} = \frac{-13V - (-2V)}{-0.32\mu sec} = 34.4\mu sec$$

$$t_3 = t_2 + dt = 57.3\mu sec$$

Figure 4 is an oscilloscope picture showing the voltage waveforms of the gate of P1 and $V_{OUT}1$ to the motor during startup. Figure 5 shows the amount of inrush current, 1.2A into the motor during startup. The RPM of the motor will start to increase until it reaches 6000 RPM at no load. The DC current drawn by the motor is only 11.0mA.

The continuous total power dissipation on the TQ3001N6 for a no load condition is $(11.0mA)^2 \bullet (1.5 + 2.0) = 424\mu W$. The total peak power dissipation is $(1.2A)^2 \bullet (1.5 + 2.0) = 5.04W$. The 1.2A peak is below the pulsed current rating of the TQ3001N6 which is 3.0A for both the N- and P-channels.

Figure 6 shows the gate of P1 and V_{OUT1} during turn-off. Because the back EMF holds V_{OUT1} to 35V, there is very little Miller effect on



Figure 4: Output Voltage During Startup



Figure 5: Peak Current During Startup



Figure 6: Output Voltage During Coasting



Figure 7: Output Current During Braking

the gate. The gate voltage plateaus for only 2 to 3µsec. Figure 7 shows the gates of P1 and N1 and the current through the motor when it is braking. Both N1 and N2 are on for 300ms discharging the energy stored in the motor to ground. The peak current measured was 1.2A.

Other Applications

The HT01 can also be used for solenoid drivers and high side switches for power management. Figure 8 is an example to show the ease of using the HT01 for multiple loads. It is being used as four separate high side switches and four separate solenoid drivers controlled by 5.0V logic signals.

Depending on the number of loads to be driven, one could use either an eight-channel array (e.g., Supertex part #AP0130NA or AP0132WG) or discrete MOSFETs (e.g., VP05, VP06, or VP03 products) available in various packages.

Conclusion

The HT01 simplifies gate driver designs on high voltage P-channel MOSFETs. Eight independent channels are available in a single 20 pin package. A considerable amount of board space can be saved as compared to discrete approaches. Its wide operating high voltage and logic voltage operating ranges allow for easy logic interfacing with high voltage P-channel driver applications up to 275V.

The outputs can be connected in parallel for faster switching speeds for the output MOSFET.

The HT01 can operate even when the control signal is held constant at a DC level, i.e., a static condition. It does not have the disadvantage of other capacitively or inductively coupled schemes, where the control signal has to vary with time.



Figure 8: High Side Switches and Solenoid Drivers

HVCMOS Drivers for Non-Impact Printing

by Frank Yang, Applications Engineer

This article discusses the use of monolithic high voltage ICs for non-impact printing and plotting applications. Supertex's HVCMOS® process technology allows combining low voltage logic as well as high voltage DMOS outputs up to 400V on one monolithic IC. The principle of operation for inkjet and electrostatic printing/plotting is also described briefly.

Inkjet Printing

The inkjet printing industry has grown dramatically in recent years because of the low cost and improved quality. There are two basic types of inkjet printing technologies: Continuous and Drop-on-Demand, though there are several variations. Both systems, under electronic digital control, "paint" the images on a substrate using carefully formulated and controlled jet droplets.

The continuous method in Figure 1 directs the flight of charged ink droplets to the receptor substrate, e.g., paper.

In the drop-on-demand method, however, ink droplets are ejected from the nozzle only as required; no circulation system is needed. Figure 2 shows a drop-on-demand inkjet printing method.

The expulsion of droplets from the nozzle is controlled by an internal change in pressure caused by a piezoelectric transducer.



Figure 1: Continuous Method



Figure 2: Drop-on-Demand



Figure 3: HV34 Functional Block

High Voltage Drivers for Inkjet Printers

Supertex HV34, which was designed for driving the deflection plates to control the path of charged ink particles, can help optimize performance and cost.

The HV34 is a low voltage serial input to high voltage parallel output converter with 64 push-pull outputs at up to 180V. Figure 3 shows a functional block diagram of the HV34. This device consists of a 64-bit shift register, 64 latches, and control logic to perform the polarity select and blanking of the outputs. A DIR pin controls the direction of the data shift through the device. Data output buffers are provided for cascading multiple devices. The low voltage logic section of the HV34 can be operated either at a 5V or 12V logic supply voltage. The corresponding maximum data shift frequency possible with these logic supply voltages is 6Mhz or 12MHz respectively. The user can therefore choose the appropriate V_{DD} voltage to suit the application requirements.

Normally, the load on the outputs of the drivers is capacitive. Since the output has a true complementary MOS configuration, either the P-channel or N-channel MOSFET can be turned on at a time. When the output P-channel FET is turned on, the capacitive load starts to charge and its voltage increases until it reaches V_{PP}.

One can calculate how fast a certain value of the capacitive load can be charged up, as explained in the following example. Assuming the voltage on the load is at zero volt and a DC voltage of 100V is applied to the V_{PP} terminal of the IC. As soon as the P-channel transistor turns on, the load starts to charge up. Initially, the drain-to-source voltage is at maximum value, because $V_{OUT} = 0V$ and $V_{DS} = V_{PP} - V_{OUT}$. This P-channel transistor operates in saturation and delivers maximum possible current to charge the capacitor. The dV/dt is calculated as

$$dV/dt = I/C$$

where I is the source current of the P-channel transistor and C is the load capacitance. Assuming a capacitive load of 1nF, the output source current of the HV34 is 5mA, so the dV/dt is

$$dV/dt = I/C = 5 \times 10^{-3}/1 \times 10^{-9}$$

$$= 5V/\mu s$$

Since the V_{PP} is at 100V, the time required to charge the load to 90% of the V_{PP} is $90\%V_{PP} / (dV/dt) = 18\mu s$. The dV/dt to charge the load for the remaining 10% of the V_{PP} will be slower. This is due to decrease in the V_{DS} voltage of the P-channel transistor as the voltage on the load increases. The transistor finally gets out of saturation and operates in the linear region, thereby causing a reduction in the output current.

In the above example, the output of the IC was "hot switched." The term "hot switch" means that a high voltage DC supply is applied to device V_{PP} at all times even when the high voltage outputs are being switched. On the other hand, "cold switch" means that the high voltage supply is brought to a much lower voltage, sometimes to zero volt depending on the application, while the high voltage outputs are being switched. After switching the outputs, the high voltage supply is brought up to the desired voltage level.

Cold switching may be necessary on some ICs as this prevents possible damage to the device due to large crossover current during transition from the high-side transistor to the low-side transistor and vice versa. In a hot switching system, only a DC high voltage power supply is needed; this is simpler than the cold switch system where an extra high voltage switch or a high voltage ramp circuit is necessary.



Figure 4: Ramp Generator

When the load connected to the output of the IC is very large, the risk of damage to the output transistors is not only from the crossover current but also because the safe operating area of the device may be exceeded. This risk is eliminated by ramping the V_{PP} which minimizes the drain-to-source voltage drop across the device by controlling the slew rate of the ramping voltage. Ramped high voltage supplies are not only less strenuous to the output of the ICs, but have the following additional advantages:

a. Lower power dissipation in the high voltage IC.

b. Reduced switching noise, which has several disadvantages, e.g., malfunction of logic, latch-up, etc.

The rise and fall time of the output voltage is determined by the output sink and source current of the device and the size of the load. The slew rate of ramp voltage can be designed to closely follow the rising load voltage to minimize the drain-to-source voltage drop. Figure 4 shows a typical ramp generator circuit.

The above circuit utilizes Supertex high voltage DMOS transistors VP0635N5 and VN0635N5. The T0-220 package was chosen to handle a large power dissipation. If the output current required is low, the T0-92 version of these parts, the VN0635N3 and VP0635N3, may be used to save component cost and board space. The 15V zener diodes provide extra protection for the gate of the DMOS transistors. The value of the R and C is chosen in such a way that the time constant of this RC is much greater than the output pulse width of the ramp generator. V_{NN} and V_{PP} are fixed voltages available from the system's main power supply. If a negative voltage is not needed, the V_{NN} can be kept at zero volt.

The input A and B are connected to 5V or 12V logic IC outputs. Care must be taken to ensure that either VP0635N5 or VN0635N5 is on at a time to avoid large crossover currents flowing through both transistors at the same time, which may cause catastrophic failure.

In applications where different V_{PP} voltages are required to be applied to the deflection plates, a Supertex HV1016P can be used to connect the V_{PP} pin of the IC to the appropriate high voltage. Figure 5 shows the block diagram of HV1016P , which is used to supply 4 different voltages to the V_{PP} of the HV34 by controlling the SW0, SW1, SW2 and SW3 turned-on time.

Piezoelectric transducers can also be driven by Supertex high voltage push-pull drivers. The high voltage output of the driver forces the interspace of the piezoelectric transducer to expand, thereby sucking liquid ink into the nozzle. Then, when a high



Figure 5: HV1016 for Selecting V_{PP} Voltages

voltage of reverse polarity is applied to the transducer while the nozzle is filled with ink, the ink will be expelled and deposited on the paper.

Electrostatic Printing/Plotting

The electrostatic method of printing/plotting is relatively new. Electrostatic printers and plotters produce images by converting vector data into raster data and applying dots to the medium. This allows them to lay down the image across the entire width of the media simultaneously and thus increase printing speed.

The electrostatic printing/plotting process typically uses a toner and a paper that will hold charge. The paper is passed over the print head which contains a stylus array (NIB) that lays down negative charges on the paper. The higher the charge voltage across the paper (i.e., between the print head NIB and the SHOE), the better the image definition.

To implement electrostatic printing technology requires very high-voltage driver circuits for the stylus arrays either in an open drain configuration as shown in Figure 6 or, preferably in a push-pull configuration for better efficiency as shown in Figure 7. The current required, however, is relatively low, typically below 1mA.



Figure 6:
Electrostatic Printing/Plotting
Open Drain Configuration



Figure 7:
Electrostatic Printing/Plotting
Push-Pull Configuration

High Voltage Drivers for Electrostatic Printer/Plotter HV31 and HV49

Supertex HV31 and HV49 are ideally suited for electrostatic printer/plotter applications.

The HV31 is a low voltage serial input to high voltage parallel output converter with 64 N-channel open-drain outputs with a 375V rating. Figure 8 shows a functional block diagram of the HV31. This device consists of a 64 bit shift register, 64 latches and logic control to perform the output enable function. A direction (DIR) pin controls the data shift through the device, which can be clockwise or counterclockwise as desired. Since many devices are often used in one system, data output buffers are provided for cascading purposes.

The HV31 allows up to 6Mhz data shift frequency with logic supply voltage of 5 volts, which is convenient to interface with microcomputers directly without the need for voltage shifting circuits.

The HV49 is a high voltage open-drain P-channel device that can be operated up to -375V. The functional block diagram of the HV49 is the same as for HV31 except that the output section consists of open drain P-channel MOSFETs. Being a P-channel device, the polarity of all the voltages are reversed.

For high performance systems, a 375V push-pull configuration can be formed using the combination of the HV31 and HV49 (Figure 7). In this configuration, level shifting of the logic signal is required because the input logic voltages for both the HV31



Figure 8: HV31 Functional Block

and HV49 are referenced to V_{SS}. The circuit shown in Figure 9, utilizing opto-couplers, may be used to achieve the desired level shifting and isolation.

Assume that the logic input signals coming from the TTL logic to the opto-couplers are 0 to 5V. The power needed to run the opto-couplers is taken from the two floating power supplies. The logic signals coming out of the opto-couplers are referenced to the floating power supplies. The V_{SS} voltage normally is ramped, as discussed earlier, to minimize the voltage drop across the output transistor of the device. The two floating power supplies are formed by using a transformer, the primary winding of which is connected to the 120V AC utility power line. There are two secondary windings on the transformer; the outputs will be rectified by the bridge rectifiers and stabilized by LM340 linear regulators.

Since a very high voltage is used for electrostatic printers and plotters, arcing can occur between the NIB or stylus and the SHOE due to pin holes or cracks in the paper. High current during this arcing will be destructive to the driver IC, and adding circuitry for protection becomes necessary. Some protection for a short duration is afforded by the saturation current of the HV31 and HV49 , which typically is around 2 to 4mA . However this is really not adequate because considerable heat may be generated for durations longer than a few milliseconds. Current limiting resistors are required to lower the current further.

HV46 and HV55

In some applications such as electrostatic plotters where much higher current is desired, Supertex HV46 and HV55 can be used.

The HV46 offers 32 P-channel open drain outputs similar to the HV49. The output voltage and current of the HV46 is -300V and 60mA respectively. The HV55 is an 32 output, N-channel open drain device similar to the HV31, and has a 300V, 100mA rating.

These devices can be used in either an open drain (Figure 6) or, preferably, in a push-pull configuration (Figure 7). Short circuit protection by limiting the current will be necessary. The driving scheme for the HV49 and HV31 can also be used to drive these devices.

HV32

The HV32 offers 64 channel push-pull outputs with 250V rating. The uniqueness of this device is that the output current can be programmed by a resistor network and a reference voltage.

Figure 10 shows a functional block diagram and Figure 11 shows the bias circuit for programming the output sink and source current. R_{INT} is an internal resistor of 20Kohms, the Vx is an internal reference voltage of 1.3V. I_1 and I_2 are the source and sink current respectively. For example, if the V_{PP} is 200V, V_{REF} = V_{PP} – 12V= 188V; and the current to be programmed is 100µA, R_1 will be calculated as

$$R_1 = [(V_{REF} - 1.3V)/100 \times 10^{-6}] - R_{INT}$$

$$= [(188-1.3)/100x10^{-6}] - 20x10^3$$

$$= 1.8 \text{ Mohm}$$

The similar calculation can be done for the sink current. For example, if a 100µA sink current is desired, R_2 is calculated as,

$$R_2 = [(V_{REF} - 1.3V)/100 \times 10^{-6}] - R_{INT}$$

$$= [(12V - 1.3V)/100 \times 10^{-6}] - 20 \times 10^3$$

$$= 87 \text{ Kohm}$$

The range for the programmed output currents is from 25µA to 250µA. Since the P_{CTL} and N_{CTL} are all common for 64 outputs, the sink and source current of each individual output cannot be programmed independently.

The output current programmability gives users the flexibility to drive different sizes of print heads. Only one resistor network is needed for programming the current for the whole integrated circuit.



Figure 9: Level Translation using Opto-couplers



Figure 10: HV32 Functional Block Diagram



$$R_1 + R_{INT} = \frac{V_{REFP} - V_{X1}}{I_1}$$

$$R_2 + R_{INT} = \frac{V_{REFN} - V_{X2}}{I_2}$$

$V_X \approx 1.3V$ (Nominal)

$R_{INT} \approx 20K$ (Nominal)

Figure 11: Typical Current Programming Circuitry

Conclusion

Multichannel high voltage ICs provide practical solutions for driving printer/plotter heads utilizing inkjet and electrostatic technologies. High density solutions, which require a low unit area per output channel, save printed circuit board space and costs. The high voltage devices mentioned in this application note are also available in die form suitable for mounting the chips on circuit boards or "flip chip" on suitable substrates.

Calculating Power Dissipation and Supply Current in HV91 Series Parts

Part I

The internal circuitry of the HV9110/11/12/13/14 and HV9120/23 uses very little current by itself—generally less than 1mA. However, when driving a large MOSFET very fast, considerable current can be demanded from the V_{DD} supply for the chip. Total current required is the sum of three component currents: the first two component currents, quiescent supply current and clock current, generally total less than 1mA, while the third, MOSFET drive current, can vary considerably and is generally responsible for most of the current required for operation of the chip. Reasonably accurate values for the current consumed by the internal circuitry and the clock oscillator can be taken from the graphs of quiescent I_{DD} vs. bias current (Figure 1) and oscillator current vs. R_{OSC} (Figure 2). MOSFET drive current must be calculated.

Calculating the current needed to drive the MOSFET is straightforward, but requires using the "Total Gate Charge vs. Gate-Source Voltage" graph from the MOSFET's data sheet. The calculation proceeds as follows:

First, the operational V_{DD} the IC will use should be known. This is generally a parameter decided upon by the designer for his convenience. Once V_{DD} is known, it is used to find the total gate charge of the MOSFET by using V_{DD} for the gate voltage. Dividing total charge by gate voltage calculates the *effective* gate capacitance of the MOSFET at that gate voltage. (Because the output of the HV91 family PWMs swings rail-to-rail, V_{GATE} will be nearly equal to V_{DD}.

$$Q_{GATE} / V_{DD} = C_{GATE(effective)}$$

Next, a calculation of power can be made with the effective gate capacitance from the formula

$$P_{DRIVE} = C_{GATE(effective)} \times V_{GATE}^2 \times f$$

where f is the operating frequency of the converter. Adding the power calculated in this step to the two other components of total power (for clock and quiescent power this is merely the current found on the graph, multiplied by V_{DD}) gives the total power dissipated in the IC.

$$P_{TOTAL} = P_{QUIESCENT} + P_{CLOCK} + P_{DRIVE}$$

$$P_{QUIESCENT} = I_{DD(quiescent)} \times V_{DD}$$

$$P_{CLOCK} = I_{DD(clock)} \times V_{DD}$$

$$P_{DRIVE} = C_{GATE(effective)} \times V_{DD}^2 \times f$$

Drive power is actually dissipated almost entirely in the IC, and not in the gate of the MOSFET, because what dissipates the power in an R-C circuit is the resistance, not the capacitance. The gate resistance of a MOSFET is quite low (usually less than .05Ω) when compared to the on resistance of the driver that is driving it (typically 15Ω to 20Ω for the HV91 family) so calculations which neglect MOSFET gate resistance will generally be off by less than 1%. The reason the 1/2 is missing from the familiar $E = 1/2\ CV^2$ equation is that the driver dissipates power both in charging and discharging the MOSFET gate. If a series resistor is used between the gate of the MOSFET and the PWM IC then the dissipation is divided between the PWM IC and the gate resistor in proportion to their resistance. Gate resistors are not

Figure 1



Figure 2



recommended, however, when a MOSFET is being driven from a CMOS driver like the HV91 family devices. A gate resistor will only slow down the rate of rise and fall of gate voltage, which will increase switching losses in the MOSFET and reduce system efficiency.

To calculate the current load on the power supply that supplies power to the IC, divide the total power dissipated in the IC by V_{DD} to produce a current required from the supply. The drive portion of the current will be taken in pulses, with peaks many times the DC rate, but the DC current can be used to calculate the load on the supply because the capacitor between V_{DD} and V_{SS} of the IC serves as a reservoir for the energy required. This also shows why that capacitor must have excellent high frequency performance. Incidentally, this procedure can be used to define a reasonable minimum size for the V_{DD} to V_{SS} capacitor: 100 x $C_{GATE(effective)}$ is a good minimum value. Usually, for reasons having to do with regulator loop stability or output ripple, a larger capacitor will be required. This formula defines the smallest capacitor that is practical to use.

Examples

Example 1: An HV9120 using a 1.2M bias resistor, a V_{DD} of 10V, and driving a VN0660 at 20KHz.

From Figure 1, with a bias resistor of 1.2M, quiescent I_{DD} will be 275µA. The data sheet curve for R_{CLOCK} vs. frequency shows that 820K is an appropriate clock resistor value for operation at 20KHz. Figure 2 shows that this will require an additional 160µA of I_{DD}.

From the VN0660 data sheet, Q_G will be 2.17nC at maximum drain voltage. Dividing by the 10V V_{DD} gives an effective gate capacitance of 217pF. Now the three components of power can simply be calculated as follows:

$$P_{DRIVE} = 217 \times 10^{-12}F \times 10V^2 \times 20{,}000Hz = 434\mu W$$

$$P_{QUIESCENT} = 275\mu A \times 10V = 2.75mW$$

$$P_{CLOCK} = 160\mu A \times 10V = 1.6mW$$

Summing the three dissipations gives a total chip power dissipation of 4.78mW. Dividing by 10V gives a total I_{DD} requirement of 478µA. That is all the power needed to operate under this simple set of conditions.

Example 2: An HV9113 using a bias resistor of 100K and a V_{DD} of 12V, driving an IRF630 at 750KHz.

Again from Figure 1, a bias resistor of 100K with a 12V V_{DD} requires a quiescent I_{DD} of 2mA. This time, the appropriate clock resistor (from the data sheet graph) will be 36K, and, from Figure 2, this will require an additional I_{DD} of 1.6mA.

From the data sheet for the IRF630, total gate charge (Q_G) with V_{GATE} = 12V will be 22nC at maximum drain voltage. Dividing by 12V gives an effective gate capacitance of 1.83nF, and the power dissipation will be:

$$P_{DRIVE} = 1.83 \times 10^{-9}F \times 12V^2 \times 750{,}000Hz = 0.198W$$

$$P_{QUIESCENT} = .002A \times 12V = .024W$$

$$P_{CLOCK} = .0016A \times 12V = .0192W$$

Summing gives a total dissipation of 241.2mW, and dividing by V_{DD} gives a total I_{DD} requirement of 20.1mA. This set of operating conditions is more demanding than those of the first example, but is still well within the dissipation limits of the part. It also serves to demonstrate that, when using very large MOSFETs in a very high frequency power supply, it is better to use a separate driver IC. It should also be noted that if C_{ISS} had been used for these calculations, instead of $Q_G \div V_{DD}$, the resulting total power calculation would have been less than half of the true power loss in the part.

Part II

The foregoing gives complete power dissipation for an HV91 family PWM IC when it is powered from its V_{DD} terminal. Generally, this is how HV91 family parts are intended to be used, with power from V_{IN} terminal used only for starting or for powering the PWM IC while it is in shutdown mode. (The V_{IN} terminal actually shuts off when power is supplied to the V_{DD} terminal.) In some cases, the HV91 family parts can be operated with power supplied to their V_{IN} terminal. In such cases, extreme care must be taken not to overstress the part, as the maximum allowable voltage (on an HV9120, for instance) can be up to 450V, and the voltage drop between V_{IN} and V_{SS} results in power dissipation.

If you intend to operate an HV91 family part from its V_{IN} terminal, first calculate the low-voltage current requirement according to the first part of this note; then, when the required input current is known, multiply that current by the maximum input voltage to calculate complete power dissipation.

$$I_{DD} \times V_{IN(max)} = P(max)$$

For the first example, if we assume a maximum input voltage of 407V, then maximum dissipation will be:

$$.000478A \times 407V = .195W$$

which is still reasonable for the part, but may not be reasonable from an efficiency standpoint, as it represents an increase of 40 times in power dissipation. In the second example, even with the constraint of the HV9113 only being capable of 120V max on its V_{IN} terminal, the situation is very different:

$$.0201A \times 120V = 2.412W$$

In this case, the HV9113 would burn up due to the excessive power.

As a general rule, because the V_{IN} regulator represents less than 1/4 of the total chip area of the IC, it is not practical for it to provide more than 25% of total package power dissipation on a continuous basis. For the plastic DIP, this works out to 250mW continuously. So, actually, the second example is worse than it looks. If we assume that the 20.1mA remains constant (in practice, it will go down somewhat, as the original power calculations were based on a V_{DD} of 12V, and when running an HV91 series PWM from the V_{IN} terminal, V_{DD} will be approximately 9.2V) the maximum input voltage that will hold continuous dissipation in the input regulator to 250mW is 21.6V. This may still be useful in some circumstances, but illustrates how quickly power dissipation in the input regulator can get out of hand. It is much better, when operating an HV91 family part, to have power for continuous operation supplied to the V_{DD} terminal from the supply it is controlling. Either mode of operation is possible, but using the V_{DD} is more efficient, and there are no problems even at high frequencies or with large loads.

Customizing the Linear Circuitry Response of HV91 Family PWM ICs via the Bias Resistor

The data sheets for the HV91 family of devices state that a resistor is required between the BIAS terminal on the chip and V_{SS} for operation of the part, and the resistor should have the value given on the data sheet. Although the first part of that statement is correct, the second part is not necessarily true.

For a specific application the best value for the bias resistor may be quite different from the value stated on the data sheet, particularly if the circuit under development has requirements for response speed, or quiescent power dissipation that differ from the values stated on the data sheet, or if the HV91xx will be operated at a V_{DD} other than 10V.

The performance of the analog sections of the HV91xx depends on a series of internal current sources (one or more per analog block) that are controlled by the external current that travels from the bias terminal of the IC to V_{SS}. According to the data sheets, this current should be 7.5µA for an HV9105, or 15µA for the other

Figure 1



Figure 2



Figure 3



Figure 4



devices in this family. These data sheet numbers reflect test conditions used to test the parts. For operation by the customer, however, bias current can be set to any value from 2.5μA to > 70μA, if the performance of the part with that bias current reflects the performance desired from the system.

In an HV91 series PWM, reducing the value of the bias resistor (to increase the bias current) increases the bandwidth of the error amplifier and the speed of the current limit and modulation comparators. It also increases the supply current drawn by the IC. Because the comparators may be acceptably fast even at very low bias currents, the trade-off with bias control usually works out to be error amplifier bandwidth vs. supply current. The primary place where low supply current is important is in ultra-efficient converters which, to reduce switching losses, operate at low frequencies and therefore need less error amp bandwidth. Also, current-mode operation tends to reduce error amplifier bandwidth requirements. The primary application where high error amplifier and comparator speeds are needed is in high frequency supplies, where absolute minimum quiescent current may not be as important.

There are, however, limits to the range of bias resistors that will result in acceptable performance. If the bias resistor is made too small, the undervoltage shutdown circuit becomes sensitive to extremely small changes in V_{DD} and can disrupt circuit operations (see Figure 4). Likewise, if the bias resistor becomes too large, not only does the bandwidth of the error amplifier go down, open loop gain is also reduced (to about 50dB at I_{BIAS} = 3μA). This can reduce regulation accuracy, and may not be acceptable for some circuits. A bias current of 3μA corresponds to a bias resistor of approximately 2.2M with V_{DD} = 10V, or approximately 3M with V_{DD} = 12V. To accurately relate bias current to bias resistor value, use the graph of bias resistance vs. bias current in the HV91 data sheet. The curves printed with this note provide data on performance vs. bias resistor value.

The accompanying graphs show the relationship between comparator speed, error amplifier gain bandwidth, supply current, and bias resistor value for V_{DD} = 10V and 12V. These should allow users to optimize the performance of HV91 series PWMs for whatever performance goals the user finds important. Note that over most of the bias current range, the changes in speed and supply current occur slowly. Thus, for most circuits, precision resistors will not be required. Also note that even at the high speed end of the bias current range (75μA), supply current only increase to a little over 2.5mA, meaning that power dissipation in the chip can still be quite low.

Avoiding Turn-on Oscillations in HV91 Family PWM ICs

Since there is no hysteresis in the undervoltage shutdown in the Supertex HV91 series of converters, there may be situations where insufficient power is provided to the V_{DD} terminal of the chip by the power supply on its first cycle to replace the charge that was removed from the V_{DD}-to-V_{SS} capacitor to drive the MOSFET on its first cycle. As a consequence of the lower V_{DD} caused by driving the MOSFET, the undervoltage shutdown is triggered and the PWM shuts off, until the energy in the capacitor is replenished via the internal depletion-mode starting FET. This condition is more prevalent when the HV91 must drive a large MOSFET, and the V_{DD} capacitor is an electrolytic and located some distance from the IC, or is heavily loaded externally, as can be the case when the V_{DD} supply for the PWM is also used by a load the power supply is powering.

There are a couple of methods of preventing this turn-on oscillation. The simplest is to use a capacitor with very good high frequency performance and that is sized to slightly more than 100 times the *effective* gate capacitance (not the C_{ISS}) of the MOSFET being driven. Mount it very close to the V_{DD} and V_{SS} terminals. To determine the effective gate capacitance of the MOSFET, find the total gate charge on the "Gate Charge vs. Gate Voltage" graph on the MOSFET data sheet and, using the V_{DD} of the HV91 as a gate voltage divide gate charge by gate voltage to determine *effective* gate capacitance. (It will be a larger value than C_{ISS}.) A good stacked film capacitor of 100 times the effective gate capacitance should prevent the oscillations.

If the above solution is not possible, there is a second solution that is almost as simple, but it requires a bit more calculation:

The $\overline{\text{shutdown}}$ terminal of the HV91 has an internal current source that is normally used only to keep the pin high so that it can be ignored when remote shutdown is not used. This current source will source approximately 50% of the current being drawn from the bias pin by the bias setting resistor (see Figure 3 on the data sheet to determine IC bias current). Placing a delay capacitor on the $\overline{\text{shutdown}}$ terminal will delay the normal turn-on of the HV91 until V_{DD} has risen high enough so that the capacitor on the V_{DD} line can supply the power necessary to drive the MOSFET without V_{DD} falling so low that the undervoltage turns the PWM off again.

To determine the size of capacitor required, first calculate how long it will take for V_{DD} to rise to where it will not be turned off by a slight droop. Generally this time (in seconds) will be 500 to 1000 times the value of the capacitor connected between V_{DD} and V_{SS} (in farads). The value of the delay capacitor then can be calculated from:

$$C_{DELAY} = \frac{t_{DELAY} \bullet I_{BIAS}}{V_{DD}}$$

To discharge the delay capacitor, many schemes can be used. Two of the simplest are to use a diode from shutdown to V_{DD} (though this can be disrupted by very short drops in power) or to use an active discharge.

If rapid power cycling is expected, an active discharge such as that shown in Figure 3 can be used. This circuit uses a 2N6027 programmable unijunction transistor, which, when V_{DD} drops approximately 0.7V below the voltage on the delay capacitor, quickly discharges the delay capacitor.

Figure 1: The Easy Way



Figure 2: A Turn-on Delay



Figure 3: Active Discharge



Expected Voltages and Waveforms from an HV9120-Controlled Flyback Converter

The following drawings provide details of the waveforms that one should expect to see at selected points around the converter circuit. For reference purposes, each voltage and time is defined only once across all drawings in the series. Thus, a T_7 or a V_3 means the same thing regardless of on which drawing it occurs.

In most circumstances, the waveforms will be as shown. However, it is possible that, because of certain circuit features of an individual converter, different waveforms may be observed. Generally, though, if a waveform differs significantly from the ones shown here, it may be a symptom of a circuit which is not operating as expected, and a valuable clue as to what to do about correcting the improper operation.

It should also be noted that, though the sketches were based on a converter using an HV9120, results will be very similar with any of the PWM ICs or SMPS ICs in the HV91 family of products.



Expected Voltages

1 V_{IN}

2 If the converter is running, this will usually be 10V ±1%. For some converters, a different voltage may be used. If the converter is shut off or disabled (by removing the FET, for example), this will be 9V ±.5V.

3 With the converter running and regulating, this will be very close to 4.0V. Be careful measuring 3. Pin 15 is a high impedance node and is very sensitive.

4 4.00V ± <2%.

5 (V_{DD} -0.9) to (V_{DD} -4) depending on the value of bias resistor chosen.

6 If V_{DD} is below its regulated value, this will be 6–8V. If V_{DD} equals its regulated value, this will be between 1.8V and 5V. If V_{DD} is greater than 10V, this will be very close to zero. This last condition can only be observed as a transient, when a large load is removed from the output or when a large rise in V_{IN} occurs.

Expected Waveforms

Ⓐ





Ⓑ





Ⓒ



High Load, Low Line



Medium Load and Line



Light Load, High Line

Ⓓ



Ⓔ



Expected Waveforms (continued)

Ⓕ



Maximum Load, Minimum Line



Medium Load and Line



Low Load, High Line

Ⓖ



These waveforms must be viewed with the oscilloscope input AC coupled. All others can be viewed with the oscilloscope input DC coupled.

V_1 Can be any height. For best results, should be less than approximately 2.5V. Height is dependent on Q_G of MOSFET, transformer intrawinding (not interwinding) capacitance, t_{RR} of output diodes, and board layout. Q_G of FET is usually main component, as can be shown by operating PWM with FET drain open.

V_2 Between 0 and 1V when unit is regulating. Actual value depends on the energy the regulator needs to provide to the load. May be as high as 1.4V during startup or overload.

V_3 Usually between .5 and .7 of V_1. If it is much less than half of V_1, check t_{RR} of output diodes.

V_4 V_{DD} (pin 7).

V_5 $(R_{DS(ON)} \bullet I_{PEAK}) + (R_{CURRENT\ SENSE} \bullet I_{PEAK})$. This is shown only to note that there is a small ramp at the bottom of the switch's on-time waveform.

V_6 $V_{IN} + (V_{OUT} \times \frac{N_{OUTPUT\ WINDING}}{N_{INPUT\ WINDING}})$ or

$$V_{IN} + (V_{OUT} \times \sqrt{\frac{L_{OUTPUT}}{L_{INPUT}}}).$$

V_7 Output ripple voltage depends on size and particularly on ESR of output capacitors. Beware of cheap aluminum electrolytics!

V_8 This wouldn't exist if capacitors were perfect. The largest one is the main switch turning off. The next largest is the main switch turning on. The small one (which may not exist) is the diodes turning off. To reduce these, parallel the main capacitors with ceramics, mylars, or both, with good high frequency characteristics. The noise is coupled into the outputs by the interwinding capacitance of the coupled inductor and the layout. Sometimes using a Faraday shield on the coupled inductor helps, but generally mylar capacitors are an easier way to deal with it.

T_1 Should be kept to ≤80nsec, or current sense will end cycle prematurely. Width is dependent on Q_G of FET, ESR, and size of the capacitor between pins 6 and 7 of the IC.

T_2 Anywhere from approximately 80nsec (minimum) to $1/2T_3$ for HV9120 (for HV9123 can be $>1/2T_3$), depending on line and load. Length is directly proportional to load, and inversely proportional to line.

T_3 Determined by oscillator resistor value ($= 1/F_{OPERATION}$).

T_4 This is the section of t_{OFF} during which the coupled inductor is discharging into the load. Its actual width is dependent only on load. At maximum load it is close to 50% of T_3. At smaller loads it is less. During the time that the inductor is discharged into the output, the output waveform ramps up. The rest of the time it ramps down.

T_5 1/2 of T_3 for HV9110, HV9120 and equal to T_3 for HV9113, HV9123.

T_6 100nsec +100% –50%. Actual time depends on V_{DD}, the size of clock resistor, additional clock loading (if any), whether the part is an HV9110/20 (faster) or an HV9113/23 (slower), and process variation.

Notes

S — The rise time of T_1 is equal to the entire width of the leading edge spike on waveform A.

U — Due to the heavy capacitive load from the FET gate, and clamping by body diodes of the FETs in the IC driving the external FET, there is usually very little ringing on this waveform.

V — At extreme low load and/or extreme high input, the ramp section of the waveform can virtually shorten until it disappears. Current starts ramping up in the inductor, however, almost as soon as the leading edge spike starts rising.

W — The leading edge spike is caused when the PWM charges the gate capacitance of the FET. The trailing edge negative spike is caused by gate discharge.

X — A little ringing during the transition from leading edge spike to ramp sections is normal. If there is a lot of ringing here, check board layout.

Y — This ring looks horrific, huge, and ugly. It is unavoidable and innocuous—it contains almost no energy (not enough to forward bias a diode, anyway). What is ringing is the FET's drain capacitance and the coupled inductor's input side inductance. Eventually the ringing will die out, and the voltage level will return to V_{IN}.

Because this waveform appears on the MOSFET drain/coupled inductor interface, it will also be visible on all other windings of the coupled inductor (as shown or inverted).

Z — Ringing when the main switch turns off is unavoidable. The energy to do this comes from the leakage inductance in the coupled inductor. Leakage inductance should be minimized because too much of a spike here can overheat or damage the main switch.

Efficient Switchmode Power Supply Start-Up Circuit

by Jimes Lei, Applications Engineer

Introduction

The purpose of this application note is to demonstrate the many advantages of using the Supertex LND150N3 in the start-up circuit for switchmode power supplies.

Commonly used low voltage bipolar, CMOS and BiCMOS switchmode power supply PWM ICs usually operate from supply voltages of up to 18V. When the input power for the switchmode converter is available at voltages higher than the maximum voltage rating of the IC, the voltage has to be reduced with a start-up circuit. A frequent requirement is for operation directly from a rectified 120V or 240V AC line without the use of tap changing switches for the selection of different voltages.

The circuit in Figure 1 shows the Supertex LND150N3 being used to provide the low voltage power supply to be connected



Figure 1: SMPS with LND1 Start-Up

Figure 2: Power Resistor

to the V_{CC} pin of the Unitrode UC3845N PWM IC. This circuit is capable of providing start-up over an input voltage range of 40VDC to 500VDC.

A simple and often-used approach utilizes a power resistor and a zener diode as shown in Figure 2. The major difference between the two approaches is that the LND1E consumes negligible power after the SMPS has started whereas the resistor will draw power continuously from the input line.

For technical information on various aspects of designing such power supplies, please refer to the Supertex application notes AN-H13 and AN-H21 through AN-H24.

Power Resistor Approach

Depending on whether the PWM IC utilizes bipolar or CMOS technology, the power rating of the supply and the input voltage available, the continuous power dissipated in the resistor may be up to 5 watts or even higher. For example, if the current required is 10mA, from a 240 VAC line the power dissipated will be 3.4 watts. The start-up current can be quite high when the power supply uses a large MOSFET switch, since a considerable current is required by the buffers or MOSFET drivers in addition to the I_{DD} or I_{CC} of the PWM IC. This causes 4 major problems:

a) Excessive heat on the PC board;
b) Narrow input voltage operating range;
c) Loss of efficiency;
d) Large size of power resistor.

These problems can become very difficult to solve, especially in compact, off-line switchmode power supplies used in portable equipment, e.g., laptop and notebook computers, battery chargers, etc.. In such equipment, space is at a premium and management of the generated heat is very troublesome. Reducing the temperature rise on densely populated PC boards may often be impossible, resulting in potentially reduced system reliability. For such applications, designers often face the task of achieving very high efficiency for power supplies, with minimal board space, operating directly from 120VAC, 240VAC, or other international utility voltages.

The Unitrode part #UC3845N specifications relevant to the start-up are as follows:

Start-up current	1.0 mA max
Operating current	17.0 mA max
Start-threshold voltage	9.0 volts max
Min. operating voltage after turn-on	8.2 volts max

The start-up current is the biasing current for the IC when the output is not switching. Once the output starts switching, the IC is considered to be in the operating mode and will draw no more than 17.0mA plus the load current being sourced into the gate of the MOSFET. This load current is calculated as fCV, where f is the operating frequency, C is the effective input capacitance, and V is the V_{CC} voltage. The value for the resistor, R, must be small enough such that under the worst case condition of minimum input line voltage, it can source 1.0mA to the IC and some biasing current for the zener diode, I_{BIAS}. The value of R is calculated as follows:

$$R = \frac{V_{IN}min}{(1.0mA + I_{BIAS})}$$

The worst case power dissipation is determined as follows:

$$P_{DISS} = \frac{(V_{IN}max)^2}{R}$$

The continuous power dissipation at higher voltages from R increases when the required input operating voltage for the converter is widened. Consider for example a converter required to operate at 120VAC and 240VAC. R is calculated as:

$$R = \frac{(120)(1.414)V}{(1.0mA + 100\mu A)}$$

$$R = 154K\Omega.$$

Operating the power supply from rectified 240VAC, R will dissipate:

$$P = \frac{(240 \times 1.414)^2}{154K\Omega}$$

$$P = 0.75 \text{ watts}$$



Figure 3a: Current Paths During Start-Up



Figure 3b: Current Paths After Start-Up

LND150 Circuit Description

The start-up circuit portion of Figure 1 is analyzed and shown with additional notes in Figures 3a and 3b. Figure 3a shows the current paths during start-up and Figure 3b is after the start-up has occurred. The following main specifications of the LND1E are considered:

Parameter	min	max
Drain-to-Source breakdown voltage – BV_{DSS}	500V	
Gate-to-Source off voltage – $V_{GS(OFF)}$	-1.0V	-3.0V
Saturated Drain-to-Source current – I_{DSS}	1.0mA	3.0mA

LND150N3, the TO-92 version of LND1E, is configured as a source follower. Being a depletion-mode MOSFET, the LND1E is always in the "ON" state when there is 0V gate-to-source bias. When power is available at the input of the power supply, the LND1 supplies current to charge up capacitor C and biases the 9V zener diode through the external 200KΩ source resistor as shown in Figure 4a. The $V_{GS(OFF)}$ of the LND1E divided by this resistor approximates the biasing current for the zener diode. The V_{CC} generated is approximately equal to:

$$V_{CC} = (V_Z - V_{GS(OFF)})\left(1 - \sqrt{\frac{I_D}{I_{DSS}}}\right)$$

and is almost completely constant within the input voltage range of (V_Z+3V) to 500V. The same circuit can therefore be used without any modifications for both 120VAC and 240VAC. A sourcing current equal to the I_{DSS} of the device will cause V_{CC} to be equal to V_Z. The amount of source current will range from 1.0mA to 3.0mA per guaranteed minimum and maximum values of I_{DSS} in the LND1E data sheet. The guaranteed 1.0mA minimum specification satisfies the maximum current required for the UC3835N to start up.

Once V_{CC} is generated, it allows the PWM IC to start up and generate a DC voltage V_{OUT} from one of the auxiliary winding. The turns ratio on the transformer should be designed so that

$$V_{OUT} \geq 3.0V + V_Z + 0.7V$$

This allows the LND1E to be turned "OFF" as shown in Figure 3b. By setting V_{OUT} = 12.7V, the source of the LND1E will be at 12V and the gate will be at 9.0V. The LND1E gate-to-source voltage will therefore be 9.0V-12V=-3.0V, which turns it "OFF". After the start-up described above, the only current drawn by this circuit from the rectified AC line is the small amount of drain-to-source leakage current, $I_{D(OFF)}$, typically less than 100nA.

The maximum power dissipation on the LND1E is determined by

$$P_{DISS} = (I_{DSS}\ max)(V_{IN}\ max)$$
$$= (3.0mA)(240V)(1.414)$$
$$= 1.02\ watts$$

The 1.02 watt is only being dissipated for a short duration during start-up. After start-up, it dissipates virtually no power.

Start-up Current Waveforms

To demonstrate the performance of the LND1E in the start-up circuit, the 3 watt power supply shown in Figure 1 was built and tested. V_{IN} was tested with a DC input of 40VDC and a rectified sinusoidal 285VAC, which was obtained from the utility via a step-up transformer. The converter was powered up with its maximum load of 3 watts connected to the outputs. The V_{CC} voltage, drain current of the LND1E (I_D), and the current from the auxiliary winding (I_{AUX}) were simultaneously monitored during the start-up.

Figure 4 shows the voltage and current waveforms with V_{IN} = 40VDC. Figure 5 shows voltage and current waveforms of the same circuit under the same conditions except the input voltage is a rectified 285VAC.

You will observe that the performances shown in Figures 4 and 5 are similar except that the latter shows a faster power-up.

The sequence of events before the start-up, as shown in Figure 4, is described as follows. Initially, all voltages are at 0V. When 40VDC is applied to V_{IN}, the LND150N3 starts charging the 100µF capacitor C1 at a rate equal to the LND150N3's I_{DSS} minus the input current drawn by the IC, I_{IC}. The actual value of I_{DSS} for this device is 2.4mA as seen by the waveform I_D. V_{CC} will therefore ramp up at the following rate:

$$\frac{dv}{dt} = \frac{(I_{DSS} - I_{IC})}{C1}$$
$$= \frac{(2.4\text{-}0.5)mA}{100\mu F}$$



Figure 4: Start-Up Waveforms for V_{CC}, I_D, I_{AUX} at V_{IN} = 40VDC



Figure 5: Start-Up Waveforms for V_{CC}, I_D, I_{AUX} at V_{IN} = 400VDC



Figure 6: High Current Start-Up

which is 3.8V/200msec or 3.8V/division. Initially, there is no current from the auxiliary winding because the converter is not running. Once V_{CC} reaches the UC3835N's start-up threshold voltage of 9.0V, the output will start switching the power MOSFET, Supertex VN0660N5 at a frequency of 40KHz. During the time the IC is driving the external switching MOSFET, it will draw 16mA from C1. The IC will continue to operate and drive the MOSFET until V_{CC} discharges to the IC minimum operating voltage after turn-on specification which is about 8.0V, at which time the under voltage lock-out does not allow operation. During the time the MOSFET is switching, the auxiliary winding supplies current and charges the capacitor C1, which builds up its voltage step by step, every time the MOSFET switches. As long as the voltage build-up in steps is below the under voltage lock-out level, i.e., less than 8.0V, the sequence of events above will be repeated.

Once again, the LND1E charges C1 from 8.0V to 9.0V. Once V_{CC} reaches 9.0V, the IC starts switching the VN0660N5 MOSFET and the voltage on the auxiliary winding, V_{OUT}, further increases. The cycle repeats itself several times until the V_{OUT} reaches 9.0V. Once V_{OUT} reaches 9.0V, it will supply the 16mA to the IC so C1 will no longer discharge to 8.0V. This allows the converter to continue to operate and V_{OUT} to reach 12.7V. At this time, the LND1E is turned "OFF", I_D goes to 0mA, V_{CC} ramps up to 13V and I_{AUX} charges C1 from 9.0V to 13V and settles to 16mA.

The only difference between the waveforms shown in Figures 4 and 5 is that the circuit powers up faster when a higher voltage is applied at the input of the power supply. A rectified 285VAC line gives a 400VDC line which allows the primary of the transformer to have a higher di/dt and consequently induce a large voltage in the secondary auxiliary winding. This causes the capacitor C1 to charge up faster as compared to operation at 40V. The peak power dissipation for the LND1E is P=(400V)(2.4mA)=0.96 Watts for only 240 milliseconds.

Higher Start-up Current

The Supertex DN2540N3 can be used for applications requiring much higher start-up currents because the Idss minimum of this device is rated at 150mA. This device has a BV_{DSS} rating of 400V minimum and is available in the TO-92, TO-220, SOT-89 and TO-39 package to suit various commercial, industrial and military grade applications.

This device can be used by an addition of a current limiting resistor, R_{LIM} as shown in Figure 6. The small current limiting resistor, R_{LIM}, is recommended to develop a slightly negative V_{GS} to set the desired output current and ensure the I_D value does not allow the DN25D power rating to be exceeded.

Conclusion

The start-up circuit using the LND150N3 improves the overall efficiency, reduces power dissipation, widens operating input voltage range, and reduces board space which would be required by a large power resistor. For surface mount requirements, the LND150N8, which is the SOT-89 (TO-243AA) version of the part, allows efficient use of board space.

High Voltage Isolated MOSFET Driver

The Supertex HT0440 is a dual high voltage isolated driver utilizing Supertex's proprietary HVCMOS technology. It is designed to drive discrete MOSFETs configured as bidirectional or unidirectional switches. It can drive N-channel MOSFETs as high side switches up to 400V. The HT04 has an internal clock which generates two independent DC isolated voltages to the outputs, V_{OUTA} and V_{OUTB}, when logic inputs A and B are at logic high. The internal clock can be disabled by applying an external clock signal to the CLK pin. This allows the power dissipation and AC characteristics to be tailored to meet specific needs. The HT04 does not require any external power supplies. The internal supply voltage is supplied by either of the two logic inputs A or B when they are at logic high.



Figure 1

- Switches up to ±400V from ground referenced logic
- Provides ±700V isolation between outputs
- No floating power supplies required to bias MOSFETs
- Operates isolated MOSFETs from 3.15V min., 5.5V max. logic inputs
- 1mA max. input operating current per channel
- No biasing current required from high voltage rails
- Low profile, surface-mount packaging

N-CHANNEL HIGH SIDE SWITCHES:

Driving high side N-channel MOSFETs from ground referenced logic requires a separate power supply that is 10V to 15V higher in potential than the high side rail. This is necessary to provide the gate bias to control the MOSFETs. Alternatively, a P-channel MOSFET can be used with a voltage level translation scheme that maintains a safe 10V to 15V differential between gate to source. As shown in figure 2, an N-channel MOSFET can be driven from a floating gate drive provided by the HT04. As shown in the circuit, the input to the HT04 is connected to the output of a microprocessor, thereby providing a convenient and safe interface. Another advantage is the lower cost of an N-channel MOSFET compared to a P-channel device, especially if low on-resistance is necessary. This two chip solution is cost effective, since the component count is much lower than any other previously used method.



Figure 2 HT04

TOTEM POLE HIGH VOLTAGE OUTPUT

The high side, or "top-side," switch in a totem pole configuration requires complicated drive and level translation schemes as mentioned earlier in this application note. A simple way of switching an output between positive and negative voltage rails directly from 5 volt logic is to use 2 N-channel MOSFETs with a single HT04. Again, the floating and isolated outputs of the HT04 are used to directly drive the top and bottom side N-channel MOSFETs. The logic control inputs can be exercised to produce break-before-make switching that eliminates potential short circuiting of the positive and negative rails. This easy technique enables the output to be switched between +350 volts and -350 volts by simply applying a +5 volt logic control to both logic inputs of the HT04. No other interfacing is required. The circuit is ideal for lower switching speed applications. An external clock can be used at a lower frequency than the on-chip clock of 1MHz to reduce current input demand into the logic control pins. In this case, Pin 2 is simply connected to the external clock instead of ground.

Compared to previously used schemes for driving MOSFETs, e.g. pulse transformers and optical isolators, this technique utilizes smaller and less costly components, thereby saving board space and cost.



Figure 3 HT04

CONSTANT RESISTANCE ANALOG SWITCH:

Applications that require a constant on-resistance over a wide range of analog signals will benefit considerably from the HT04. Any MOSFET used in conjunction with a HT04 will exhibit a fixed "ON" state resistance due to the constant value of voltage across the gate and source of the MOSFET switch (see Figure 5). This gate-source voltage differential will remain independent of the voltage level and polarity of the analog signal through the switch. Some examples of applications that benefit from this technique are high-end audio, sample and hold, and data conversion circuits.

Figure 4 shows a commonly used scheme for most Analog Switch ICs that utilizes an N- and P-channel MOSFET. A major disadvantage of this configuration is that the on-resistance of the analog switch changes with variations in the amplitude of the signal voltage.

CONVENTIONAL APPROACH



Figure 4

HT04 SOLUTION



Figure 5

POWER MANAGEMENT CIRCUITS:

With outputs that are not only electrically isolated from each other but also isolated from the logic controls and the ground reference, the HT04 is useful in a variety of power management circuits. The simple application of input logic allows for power rails to directly switch up to 400 volts via high voltage N channel MOSFETS. The HT04 structure, which has a high degree of galvanic isolation, independently controls two separate power circuits. These power loops need not even have the same ground reference as the logic signals; they can be totally floating systems with their own "ground" references.



Figure 6

ELECTROLUMINESCENT BACKLIGHT DRIVER:

The isolation feature of the HT04 driver outputs make them ideal for driving Totem Pole N-channel MOSFETS between both positive and negative voltage rails. The low input logic current of the HT04, together with the fact that it need not be driven from a power supply, conserves power from batteries in portable systems. The low profile height and package size of the surface mounted HT04 make it ideal for use in backlight systems in a portable application.



Figure 7

HIGH VOLTAGE SELECTOR SWITCH:

The HT04 is compatible in voltage capability with the wide range of high voltage driver ICs from Supertex. Figure 8 shows an HV2216 Analog Switch used in a typical ultrasound detection system.

To exercise the required control on piezoelectric transducer connected to the outputs of the HV2216, different levels of high voltages need to be applied to the analog switch. The HT04 driver offers a simple and cost affective way to achieve this control. In applications where high board density is required, the low power dissipation and surface mount packaging of the HT04 make it an ideal solution.



Figure 8

FAST TURN-OFF BREAK-BEFORE-MAKE SWITCH:

The turn-on time of a typical driver is related to the input capacitance of the MOSFET it is driving. T_{ON} is 0.25 x 10^6 x MOSFET C_{ISS}.

Similarly, the turn-off time of the driver is 10^6 x (MOSFET C_{ISS}).

In this situation, t_{OFF} is greater than t_{ON}. For a system using multiple switches, however, there may be a problem since some switches will close before others open. Using the HT04 as shown in Figure 9 will provide a solution to this problem and ensure that the correct switches open before others close. To achieve turn-off time that is less than turn-on time, a small depletion-mode MOSFET placed on the output of the HT04 (as shown) will slow t_{ON} such that the circuit exhibits break-before-make switching.



Figure 9

AUTOMOTIVE HIGH SIDE SWITCHES:

In automotive applications requiring large MOSFETs, an N-Channel MOSFET with the same R_{ON} and BV_{DSS} as a P-channel will be half the size of the P-channel device and, cost-wise, would be a more effective solution.

The floating gate drive of the HT04 allows direct interface of a 5V microprocessor output to an N-channel MOSFET. An important advantage of using the HT04 is that isolation is provided between the load, which is usually in a high transient voltage environment, and the low voltage control circuitry.



Figure 10

DATA ACQUISITION USING FLYING CAPACITOR:

Present solutions for collecting and routing analog data into data acquisition systems usually use relays or opto-coupled systems. Although these solutions provide the necessary isolation from the analog line to the control line, they have significant drawbacks. They are typically large, high profile devices that draw considerable power and exhibit slow switching speeds. With the HT04, higher speeds are achieved in routing the signals, and there is no degradation of the isolation voltage. Additionally, higher board density and a lower profile solution is provided with the HT04 in the SO-8 package. Another advantage is greatly reduced power consumption. Figure 11 shows a solution using the HT04, LND150N8 (depletion-mode MOSFETs) and TN2540N8 (enhancement mode MOSFETs) all manufactured by Supertex in surface mount packages.



Figure 11

SOLID STATE RELAY:

The HT04 technology allows multiple channel drives to be built monolithically IC. The 2 channel HT04 has galvanic ±400V isolation between the outputs and logic inputs, and ±700V isolation between output channels. The HT04 driver along with the MOSFET switches is analogous to a relay.

The HT04 will drive both depletion-mode and enhancement-mode bidirectional MOSFETs, thereby giving either normally open and normally closed "contacts." The low profile SO-8 surface mount HT04 gives this solution an added advantage over the single channel high profile opto packages, and is also lower in cost.



Figure 12

HIGH AND LOW SIDE MOTOR DRIVERS:

Motor drive that requires on/off as well as reverse control often use P-channel, MOSFET switches in the top end of H-bridge configurations. With the HT04, these P-channel FETs can be replaced by less expensive N-channel switches. This solution is particularly attractive where it is only necessary to have a forward/reverse control without any critical speed control. Shown below are 4 N-channel MOSFETS configured with a HT04 driver to provide a cost effective solution.



Figure 13

DMOS Devices For Telecommunications

Supertex DMOS transistors provide rugged and efficient solutions for various functions for telecommunication applications. Their combined features of high breakdown voltage, low threshold voltage, low on-resistance, and low input capacitance are the basis for their design-ins. High breakdown voltage is required to withstand ring voltages, AC line power crossing, and the residuals of lightning surges. Low threshold voltage and low on-resistance ensure handset specifications are met under long loop conditions: far away from the central office. Low input capacitance allows for fast switching speeds while minimizing bias current.

Supertex high voltage low threshold DMOS transistors are available in N-channel and P-channel versions. Both enhancement-mode and depletion-mode are offered. Various through hole and surface mount packages are available.

Electronic Hook Switch



- 400V P-channel MOSFET
- -2.0V maximum threshold voltage
- Guaranteed 15Ω maximum on-resistance at V_{GS} = -2.5V
- Negligible susceptibility to transient turn-on

Pulse Dialing/Muting Function



- 400V N-channel MOSFET
- 1.8V maximum threshold voltage
- Maximum input capacitance of 125pF

Memory Power Supply



- 500V depletion-mode MOSFET
- 1.0μamp maximum quiescent current
- 1.0mamp on demand output current

Selecting High Input Voltage Start-Up ICs for SMPS

Supertex LR6 and LR7 are high input voltage switch mode power supply (SMPS) start-up circuit ICs. These start-up ICs allow industry standard low voltage PWM ICs to be operated from rectified utility power lines, e.g. 120VAC or 240VAC, eliminating the use of power resistors often used for this purpose. Current from the high voltage line is drawn only during the start-up period. The LR6 is designed for PWM ICs with low start threshold voltages whereas the LR7 is suitable for PWM ICs with high start threshold voltages. Please refer to the LR6 and LR7 data sheets for detailed information and specifications.

The chart shown below is a list of popular industry standard PWM ICs. Either the LR6 or LR7 is recommended to power these PWM ICs directly from a high voltage bus up to 450VDC. The majority of devices in this selector guide can utilize the LR6 or the LR7 without any additional components. However, the start voltages for some PWM ICs require an additional diode or a zener diode. One asterisk in the start-up device column indicates the LR6 is to be used with a diode in series to ground as shown in Figure 1 below. Two asterisks indicate the LR6 requires a zener diode in series to ground as shown in Figure 2.



Figure 1: Adding a series low voltage diode



Figure 2: Adding a series 5.1V zener diode

Industry Standard IC	Start Threshold Voltage	Stop Voltage	Start-up Device
UC1823 UC2823 UC3823	8.8 to 9.6	7.6 to 9.2	LR6*
UC1823A/25A UC2823A/25A UC3823A/25A	8.4 to 9.6	7.2 to 9.2	LR6*
UC1823B/25B UC2823B/25B UC3823B/25B	14 to 17	9.0 to 10	LR7
UC1824 UC2824 UC3824	8.8 to 9.6	7.6 to 9.2	LR6*

* Add a diode in series with the ground pin of the LR6 to ground.
** Add a 5.1V zener diode in series with the ground pin of the LR6 to ground.

Industry Standard IC	Start Threshold Voltage	Stop Voltage	Start-up Device
UC1825 UC2825 UC3825	8.8 to 9.6	7.6 to 9.2	LR6*
UC1842/44 UC2842/44	15 to 17	9.0 to 11	LR7
UC3842/44	14.5 to 17.5	8.5 to 11.5	LR7
UC1843/45 UC2843/45	9.0 to 11	7.0 to 8.2	LR6**
UC3843/45	8.5 to 11.5	7.0 to 8.2	LR6**
UC1842A/44A UC2842A/44A	15 to 17	9.0 to 11	LR7
UC3842A/44A	14.5 to 17.5	8.5 to 11.5	LR7
UC1843A/45A UC2843A/45A UC3843A/45A	7.8 to 9.0	7.0 to 8.2	LR6
UC1848 UC2848 UC3848	11.5 to 14	9.0 to 11.5	LR6**
UC1854 UC2854 UC3854	14.5 to 17.5	9.0 to 11	LR7
UC1854A UC2854A UC3854A	16 to 17.5	9.0 to 10	LR7
UC1854B UC2854B UC3854B	10.5 to 10.8	9.0 to 10	LR6**
UC1860 UC2860 UC3860	16 to 18.5	9.5 to 12	LR7
UC1861/62/65/66 UC2861/62/65/66 UC3861/62/65/66	15 to 18	9.5 to 11.5	LR7
UC1863/64/67/68 UC2863/64/67/68 UC3863/64/67/68	7.0 to 9.0	6.0 to 8.0	LR6
UC1875/77 UC2875/77 UC3875/77	10.75	9.25	LR6**
UC1876/78 UC2876/78 UC3876/78	15.25	9.25	LR7
UC1891/93 UC2891/93 UC3891/93	15 to 16	9.0 to 10	LR7
UC1892/94 UC2892/94 UC3892/94	11 to 11.5	9.0 to 10	LR6**
UCC1570 UCC2570 UCC3570	12 to 13	8.0 to 10	LR6**

* Add a diode in series with the ground pin of the LR6 to ground.
** Add a 5.1V zener diode in series with the ground pin of the LR6 to ground.

Industry Standard IC	Start Threshold Voltage	Stop Voltage	Start-up Device
UCC1800 UCC2800 UCC3800	6.6 to 7.8	6.3 to 7.5	LR6
UCC1801 UCC2801 UCC3801	8.6 to 10.2	6.8 to 8.0	LR6**
UCC1802/04 UCC2802/04 UCC3802/04	11.5 to 13.5	7.6 to 9.0	LR6**
UCC1806 UCC2806 UCC3806	6.5 to 8.0	5.75 to 7.25	LR6
UCC1883 UCC2883 UCC3883	8.0 to 10	6.5 to 7.5	LR6**
UC1855A UC2855A UC3855A	16 to 17.5	9.0 to 10	LR7
UCC1855B UCC2855B UCC3855B	10.5 to 10.8	9.0 to 10	LR6**
UCC1810 UCC2810 UCC3810	10.5 to 13.2	7.5 to 9.5	LR6**
ML1825	8.8 to 9.6	7.6 to 9.2	LR6*
ML4809/10/11	15 to 17	7.5 to 10.5	LR7
ML4812/13	15 to 17	9.0 to 11	LR7
ML4815	13.4	9.8	LR6**
ML4819	15 to 17	9.0 to 11	LR7
ML4823	8.8 to 9.6	7.6 to 9.2	LR6*
ML4824	12 to 14	9.0 to 11	LR6**
ML4825	8.8 to 9.6	7.6 to 9.2	LR6*
LT1241	9.0 to 10.2	7.0 to 8.2	LR6**
LT1242/44/46	15 to 17	9.0 to 11	LR7
LT1243/45	7.8 to 9.0	7.0 to 8.2	LR6
LT1248/49	15.5 to 17.5	9.5 to 11.5	LR7

* Add a diode in series with the ground pin of the LR6 to ground.
** Add a 5.1V zener diode in series with the ground pin of the LR6 to ground.

Static Handling and Testing Techniques For MOS Devices

CAUTION MUST BE USED WHEN HANDLING AND TESTING MOS DEVICES. STANDARD PROCEDURES SHOULD INCLUDE THE FOLLOWING TECHNIQUES IN ORDER TO AVOID POSSIBLE STATIC DAMAGE:

1. MOS devices must be stored in containers such as bags or tubes made of conductive and/or static dissipative material (DOD-HDBK-263).
2. The person handling the device should wear a wrist-strap grounded through a resistor of 1MΩ ±10%
3. Workstations should have grounded conductive mats over non-conducting surfaces.
4. All conductive surfaces and equipment must be connected to earth ground.
5. Rubber gloves, finger cots and clothing that are recommended to be worn by any person handling parts must be the type which does not generate electrostatic charges.
6. All parts should be handled by their packages and not by the leads.
7. Relative room humidity should be kept between 45 to 60% since static generation increases exponentially as humidity decreases.
8. Work, testing and storage areas should be mopped monthly with staticide solution or equivalent.
9. For further details refer to DOD Handbook 263 and DOD Standard 1686.

FOR YOUR CONVENIENCE, THE FOLLOWING IS A PARTIAL LIST OF COMPANIES THAT SUPPLY ANTISTATIC PRODUCTS:

3M Nuclear Products 3M Center St. Paul, MN 55101	Conductive Bags, Grounding Mats, Tote Bins and Other Material
Wescorp/DAL Industries, Inc. 1155 Terra Bella Ave. Mountain View, CA 94043	Wrist Straps
Biggam Enterprises, Inc. 2124 Bering Dr. San Jose, CA 95131	Wrist Straps, Staticide and Other Antistatic/Conductive Material
Free-Flow Packaging Corp. 2500 Middlefield Rd. Redwood City, CA 94063	Anti-Static Packaging Material
SpectraScan 1110A Elkton Dr. Colorado Springs, CO 80907	Static Control Monitors

UNDERWRITERS LABORATORIES INC.

CERTIFICATE OF REGISTRATION

ISO 9000

Supertex, Inc.

1225 Bordeaux Drive
Sunnyvale, CA 94088-3607

Underwriters Laboratories Inc.® (UL) issues this certificate to the Firm named above, after assessing the Firm's quality system and finding it in compliance with

ISO 9001:1994

EN 29001:1994; BS EN ISO 9001:1994; ANSI/ASQC Q9001:1994

for the following scope of registration

3674 (US) : Semiconductors and Related Devices

The design and manufacture of semiconductor components utilizing advanced Double-Diffused Metal Oxide Semiconductor (DMOS) and High Voltage Complementary Metal Oxide Semiconductor (HVCMOS) integrated circuit technologies.

This quality system registration is included in UL's Directory of Registered Firms and applies to the provision of goods and/or services as specified in the scope of registration from the address(es) shown above. By issuance of this certificate the firm represents that it will maintain its registration in accordance with the applicable requirements. This certificate is not transferable and remains the property of Underwriters Laboratories Inc. ®.

File Number: A3037
Volume: 1
Issue Date: July 28, 1994
Revision Date: March 21, 1995
Expiration Date: July 28, 1996

S. Joe Bhatia
Vice President
Follow-Up Services

UL REGISTERED FIRM

Quality Assurance

The Management of Supertex, Inc. is committed to the continued enhancement of product excellence and service through the dynamics of its Reliability and Quality Assurance System, through the integrity of its people, and through the many professional disciplines engaged in new product development and process innovation.

It is the chartered responsibility of the Reliability and Quality Assurance Manager to oversee and ensure enforcement of Supertex's Quality System. A timely review is undertaken to ensure continued development of a Quality System that maintains a competitive stance with the marketplace and meets customer requirements.

Primary Job Charter of the R & QA Departments

In-Process QC – The primary responsibilities of the Quality Control Department are to establish and maintain effective controls for monitoring manufacturing processes and equipment; to provide real time feedback of information concerning the state-of-control; and to initiate statistically valid techniques to further improve quality and reliability levels. This concept is used extensively in, but not limited to, the following major Quality Control functions:

- Incoming Raw Materials
- In-process Wafer Fabrication
- In-process Assembly

Quality Assurance (Standard and Hi-Reliability) – The primary responsibilities of the Quality Assurance Department are to assure that the delivered product meets workmanship standards imposed for standard or hi-reliability products and/or special customer requirements. This is accomplished through a program of process controls and gate inspections designed so that all devices are properly tested and sampled prior to shipment. Real time feedback, concerning control/inspection data, keeps all relevant personnel fully informed on the quality level of product going through final test operations. Major Quality Assurance functions include:

- Incoming Contract Subassemblies
- Outgoing Wafer Electrical and Visual Inspection
- Product Assurance Electrical Test
- Plant Clearance

Reliability – The primary responsibility of the Reliability function is to assure that a high and consistent level of product reliability is continually being produced. The Reliability Department establishes, defines and maintains evaluation programs to determine process/product reliability. Major Reliability activities include:

- Failure Analysis
- Hi-Reliability Program
- Process/Product Qualification
- New Product Design Evaluations
- Reliability Assurance Monitors

Document Control – The primary responsibilities of the Document Control department are to translate and format internal operating procedures and customer requirements into a system of regulatory written instructions. Document Control functions to ensure documentation integrity by establishing and maintaining procedures for:

- Initiating, revising, approving, distributing, recalling, and archiving documents.

Organization

The Manager of Quality Assurance/Quality Control reports directly to executive staff level of Management.

Reliability Assurance Management maintains a dual level of reporting; with direct report to the R & QA Manager for R & QA program coordination and by dotted line to the Product Vice President respective of product service for Reliability Assurance support.

It is the responsibility of the R & QA Manager to administer the planning, organization, execution, surveillance, appraisal, corrective action and documentation of Quality Programs. The character, responsibility and authority vested with the R & QA Manager will establish the means to attain the necessary quality and reliability objectives in all aspects of manufacturing within the accorded guidelines of this manual.

Quality programs administered by the R & QA Department support the following functions:

Operator Training – Supertex maintains a System of Operator Training and Qualification specific to the nature and complexity of each manufacturing operation, inspection, or test requirement. The basic training approach used by Supertex is supervised on-the-job training assisted by experienced/qualified personnel to provide a "buddy system" of training.

Training is typically performed with the same equipment and tools used in the normal manufacturing environment. The use of training aids, such as films, photographs and demonstrations of equipment and tools, is typical.

Each department manager is responsible for the training and evaluation of the workmanship performance to manufacturing norms.

The R & QA department maintains a system of audits/monitors for evaluating operator's adherence to specification and quality of workmanship.

Raw Material Procurement and Qualification – Supertex maintains a system that ensures economical control and conformance to detailed technical and quality requirements of purchased materials

(direct and critical indirect). Material procurement is performed through regulated specifications and drawings. R & QA functions within this system by providing the following services:

- Documented instructions for material evaluation, procedures, flow, workmanship standards, test methods and statistical sampling.
- Incoming inspection of raw materials.
- Identification and segregation of qualified and nonconforming material.
- Vendor qualification and ongoing vendor performance appraisal.
- Feedback of inspection results and informing suppliers of new design changes on raw materials.
- Formal review for disposition of nonconforming materials.

Equipment Calibration – Supertex maintains a Calibration System that ensures measurement accuracy of equipment used to determine product workmanship and acceptability.

The Calibration System conforms to MIL-STD-45662. Major provisions of the R & QA program are described as follows:

- Qualification of external calibration services.
- Traceability of references to National Institution of Standards and Technology. Identifications of measurement and test equipment (electrical, mechanical, and optical) for type and frequency of calibration.
- Document file certifying equipment calibration and recall history.
- Management report on recall status.
- R & QA audits of equipment calibration (date stickers and recall designation).

Manufacturing Flow, Inspection, and Test Points – Supertex maintains Flow Charts that describe the sequential steps of semiconductor processing and associated documentation for Wafer Fabrication, Assembly, and Post Assembly Finishing through Final Outgoing Plant Clearance. Flow charts are prepared for each product family and associated manufacturing technology.

Flow charts that delineate Fabrication processing are regarded as proprietary and are not available for external dissemination without prior approvals from the R & QA Manager and respective Product/Operations Vice President. Applicable Assembly Packaging Flow Charts are available upon request.

Flow charts for Customer Hi-Reliability Products are documented by a detailed lot traveler which defines all sequential operations, manufacturing inspection points, Customer Source Inspection points, and Quality Assurance product sample acceptance points.

In-Process Quality Control — Quality Control is a system of measurement and surveillance. The System is comprised of visual, dimensional, structural, and electrical characterization of material from incoming receipt of raw goods to outgoing finished product. Information obtained provides management with an overview on the state-of-the-process by specifically quantifying position of product yield, quality, and reliability.

Major elements found in Supertex's Quality Control Program are summarized by, but not limited to, the following:

- Environmental monitors (Airborne Particle counts, % RH and temperature).
- Routine Scanning Electron Micrography (SEM) of semiconductor devices.
- Specification compliance audits.
- Random monitor of wafers in-process.
- Electrostatic discharge prevention/monitor.
- Product lot sample qualification at critical manufacturing points.
- Wafer/die electrical sort monitor.
- Quality performance/trend data reporting.
- Return material analysis reporting.
- Monitoring of storage, handling, packaging, and identification of raw materials, of work-in-process, and of finished product.

Product Assurance Inspection – Supertex maintains a system of Product Qualification through inspection and test of finished product prior to customer shipment.

The Quality Assurance department provides inspection based on statistical sampling to ensure that outgoing product quality meets internal workmanship standards and customer procurement requirements.

The following process controls, inspections, tests, and documentation requirements are assured prior to submission of product to Customer Source Inspection and final Outgoing Plant Clearance:

- Test equipment correlation and qualification.
- Monitor manufacturing test operations.
- Ensure conformance of product lots to detailed customer test requirements (electrical, external visual, mechanical).
- Assure proper and complete documentation for each product lot, both in-process and at-plant clearance.

Reliability Assurance – At Supertex the Reliability Concept is introduced at the design phase of all new products. The factors that may affect product reliability are: compatibility of fabrication process, circuit layout and characteristics, assembly process, package materials, and application. Hence, Reliability Engineering is involved in evaluating all critical factors of reliability, starting with the design and first prototype functional circuit. From analysis, modification of design, wafer fabrication, and assembly, process changes can be implemented to enhance the reliability of the product. Approval is given for the release of new product to manufacturing only after the reliability of the product is established as acceptable within standard norms.

The Reliability Department provides the Product Group with a number of programs to define product reliability levels. Among these programs are: 1) Qualification, 2) Reliability, 3) Failure Analysis, and 4) Data Collection and Presentation.

Qualification Program of New Products and Processes

- Procedures for qualification of new product designs require Reliability participation and approval in design reviews, documentation, characterization, and reliability stress studies.
- New package qualification is approved and released for production by Reliability after prescribed environmental tests have been successfully completed.
- Qualification of a new product is granted only after Quality and Reliability have completed evaluation of process control studies. Significant modifications to existing processes are treated as new processes for the purpose of qualification.
- Proper documentation of all changes to process steps and procedure, and of any new or improved designs or material, is assured by Reliability's approval.

Reliability Monitor Programs

- Device and Package Reliability Monitor Programs are effected for all packages using a variety of device types to maximize data usefulness and to evaluate cost effectiveness of equipment.

- Packages are evaluated using all applicable methods of MIL-STD-883; Class B, or MIL-STD-750, as appropriate. Data are reported, as specified, in detailed procedures for each package-chip combination. Package Monitor programs include, but are not limited to, the following general tests, using the appropriate conditions specified in MIL-STD-883, Class B, Method 5005:

Condition	Method
Operating Life (HTRB)	1005
Steam Pressure (Molded packages)	N/A
Temperature Cycling	1010
Package Hermeticity	1014
Intermittent Opens (Molded package)	N/A
Salt Atmosphere (Initial Qual, only)	1009
Constant Acceleration	2001
Mechanical Shock (Initial Qual, only)	2002
Solderability	2003
Lead Integrity	2004
Vibration (Initial Qual, only)	2007
Biased Temperature Humidity (Molded packages)	N/A

- Accelerated Stress Monitor Programs are conducted to obtain timely feedback for process evaluations, as well as for ultimate device capability studies.

Failure Analysis

- It is the policy of Supertex to perform analysis of defective product and utilize the resulting findings to improve product yield and integrity.
- Reliability Engineering also performs failure analysis in mode and the mechanism of all failures (both from routine reliability tests and customer returns).

Failure Analysis Support Activities include:

- Qualification of existing products for new applications.
- Customer Qualifications. Reliability is responsible for review and acceptance of all customer requirements. When qualification programs or special testing is required, Reliability designs and implements appropriate test plans and coordinates with customer.
- Failure analysis, in support of In-Process Quality Control monitors, is handled by Reliability through Failure Report Requests. This support includes such services as visual inspection, metalography, thickness measurements, selective etching, and die probing.
- Customer's requests for failure analysis are filled by Reliability, which coordinates all replies to customers and approves all correspondence outside the Company.
- Where Reliability has determined that corrective action is necessary prior to the release of product for shipment, or to proceed further in production processing, a Corrective Action Request is generated by Reliability. No shipment may occur if the integrity of product reliability would be jeopardized.

Reporting and Publication of Data

Qualification test reports are prepared and distributed by Reliability for all certified products and processes which have been formally qualified and released for manufacturing.

Reliability is responsible for assisting the Marketing department in the preparation of publications for distribution to field sales locations and to customers.

Presently, the in-house Reliability Assurance testing is supplemented by testing done at outside Test Laboratories that have been approved by DESC for performing MIL-STD testing.

In addition, Reliability Assurance maintains a routine monitor of commercial grade finished product to evaluate reliability attributes against internally published norms. Products and packages are deliberately selected to represent typical characteristics and conditions of manufacturing – with the following considerations given:

- Design complexity and fabrication processing technology.
- Package type/assembly construction and materials.
- Assembly plant location.

Supertex reliability data for standard product is published for internal use. Specific reliability information is made available to customers upon request.

Plant Clearance Inspection – Supertex maintains a Final Outgoing Inspection on Finished assembled/tested product to ensure that all conditions of processing have been satisfied and that support documentation, as specified by contract, is maintained for each shipped lot.

Provisions for the control of shipped product during the Outgoing Plant Clearance Final Acceptance Program are structured to ensure product workmanship guarantees are met.

Summary

Supertex maintains R & QA Programs at critical operations to assure that products are manufactured under a documented and controlled system for consistency in workmanship standards (fit, form, function, and reliability).

The following Standards and Specifications have been integrated into Supertex's manufacturing operations and process control programs:

- ISO 9001 International Standard, Quality Management and Quality System.
- FED-STD-209 Clean Room and Work Station Requirements, Controlled Environments.
- DOD-HDBK-263 Electrostatic Discharge Control Handbook for Protection of Electrical and Electronic Parts, Assemblies and Equipment
- DOD-STD-1686 Electrostatic Discharge Control Program for Protection of Electrical and Electronic Parts, Assemblies and Equipment.
- MIL-M-38535 Microcircuits, General Specification For.
- MIL-Q-9858 Quality Program Requirements.
- MIL-I-45208 Inspection Systems.
- MIL-S-19500 Semiconductor Devices, General Specification For.
- MIL-STD-105 Sampling Procedures and Tables for Inspection by Attributes.
- MIL-STD-750 Test Methods for Semiconductor Devices.
- MIL-STD-883 Test Method and Procedures for Microelectronics.
- MIL-STD-202 Test Methods for Electronic and Electrical Component Parts.
- MIL-STD-45662 Calibration System Requirements.
- Special Customer Specifications


Wafer Fab
QC
Photomasks and
Substrates
Wafer Fabrication
QC
Finished Wafer
Inspection
Wafer
Backside Process
100% Wafer
Electrical Test
(Sort)
QA
Visual Inspection
To Assembly or
QA Plant Clearance
(Wafers Only)
Assembly
Saw and Visual
QC
Visual Inspection
QA Plant Clearance
(Dice orders only)
Die Attach
QC
Die Attach
Monitor
Wire Bond
QC
Wire Bond
Monitor
QC
Visual Inspection
Seal
(Hermetic Only)
Stabilization
Bake
Gross and Fine
Leak
Marking
Mold
(Plastic Only)
Post Mold Cure
Marking
Trim and Form
Temperature
Cycle (option)
QC
Visual Inspection
To Test
(See page 5-2)

DMOS /HVCMOS Standard Product Flow



RB PRODUCT FLOW (1)
(SIMILAR TO MIL-STD-883 CLASS B)

- Preseal Visual
  Method 2010, Condition B
- Stabilization Bake
  Method 1008, Condition C,
  24 Hrs. @ 150°C
- Temperature Cycle (2)
  Method 1010, Condition C,
  10 Cycles, -65°C to + 150°C
  10 min. Minimum @
  Temperature Extremes
- Constant Acceleration (2)
  Method 2001, Condition D/E,
  Y_1 Axis Only
  20,000 G for 24-40 LD PKGS
  30,000 G for 8-20 LD PKGS
- Fine Leak (2)
  Method 1014, Condition A_1
  or B,
  5×10^{-8} atm cc/sec
- Gross Leak (2)
  Method 1014, Condition C1
- Trim and Mark (4)
- External Visual
- Electrical Test (4)
  100% Go/No-Go,
  Static and Functional
  Tests @ Max Rated
  Temperature
- Dynamic/HTRB Burn-in
  Method 1015, Condition C,
  160 Hrs. @ 125°C
- Electrical Test
  100% Go/No-Go
  Static Dynamic and
  Functional Tests @ 25°C
- Electrical Test
  100% Go/No-Go
  Static and Functional
  Tests @ Max. Rated
  Temperature
- Group A
  25°C Tests LTPD2
  Max. Rated Temp LTPD2
  Min. Rated Temp LTPD2
- Group B Sample (3)
  Per MIL-STD-883

RC PRODUCT FLOW

- Preseal Visual
  Method 2010, Condition B
- Stabilization Bake
  Method 1008, Condition C,
  24 Hrs. @ 150°C
- Temperature Cycle (2)
  Method 1010, Condition C,
  10 Cycles, -65°C to + 150°C
  10 min. Minimum @
  Temperature Extremes
- Constant Acceleration (2)
  Method 2001, Condition D/E,
  Y_1 Axis Only
  20,000 G for 24-40 LD PKGS
  30,000 G for 8-20 LD PKGS
- Fine Leak (2)
  Method 1014, Condition A_1
  or B,
  5×10^{-8} atm cc/sec
- Gross Leak (2)
  Method 1014, Condition C1
- Trim and Mark (4)
- External Visual
- Electrical Test (4)
  100% Go/No-Go,
  Static and Functional
  Tests @ Max Rated
  Temperature
- Group A
  25°C Tests LTPD2
  Max. Rated Temp LTPD2
  Min. Rated Temp LTPD2
- Group B Sample (5)
  Per MIL-STD-883

COMMERICAL PRODUCT FLOW

- Preseal Visual
  Supertex Standard
- Stabilization Bake
  Method 1008, Condition C,
  24 Hrs. @ 150°C
- Fine Leak 1% AQL (2)
  Method 1014, Condition A_1
  or B,
  5×10^{-8} atm cc/sec
- Gross Leak 1% AQL (2)
  Method 1014, Condition C1
- Trim and Mark
- External Visual
- Optional Electrical Test
  100% Go/No-Go,
  Static and Functional
  Tests @ Max. Rated
  Temperature
- Optional HTRB or
  Dynamic Burn-in
  Method 1015, Condition A
  or C,
  48 Hrs. @ 125°C
- Electrical Test
  100% Go/No-Go
  Static and Functional
  Tests @ Max. Rated
  Temperature
- Group A
  25°C Tests 0.65% AQL

Note 1: Processing consists of 100% screening and Group A. Generic group B, C and D data available on request.
Note 2: Hermetic packages only.
Note 3: Group C & D periodic lot sampling per MIL-STD-883.
Note 4: As required.
Note 5: No group C & D
All test methods are per MIL-STD-883 unless specified otherwise.

Supertex inc.

DMOS Process Option Flow Chart

DMOS ARRAY RB FLOW(1)
(SIMILAR TO MIL-STD-883 CLASS B)

1. Preseal Visual
Method 2010, Condition B
2. Stabilization Bake
Method 1008, Condition C,
24 Hrs. @ 150°C
3. Temperature Cycle
Method 1010, Condition C,
10 Cycles, -65°C to +150°C
10 minutes minimum @
each temperature extreme
4. Constant Acceleration (2)
Method 2001, Condition E,
Y_1 Axis Only -20,000 G
5. Fine Leak (2)
Method 1014, Condition A
or B,
5 x 10^{-8} atm cc/sec
6. Gross Leak (2)
Method 1014, Condition C_1
7. Electrical Test
100% Go/No-Go,
25°C D.C. Parameters
8. HTRGB Burn-in (5)
Method 1015, Condition A,
48 Hrs. @ 150°C
9. Electrical Test (5)
100% Go/No-Go
25°C D.C. Parameters
10. HTRB Burn-in
Method 1015, Condition A,
80 Hrs. @ 150°C
11. Electrical Test (Post burn-in)
100% Go/No-Go
25°C D.C. Parameters
12. Group A
Subgroup 1 VIS/MEC,
LTPD 5,
Subgroup 2 D.C. @ 25°C
LTPD 2,
Subgroup 3 D.C. Min./Max.
Temperature,
LTPD 2,
Subgroup 4 A.C.
LTPD 2

SX FLOW
(SIMILAR TO JAN TX)
SXV FLOW(1)
(SIMILAR TO JAN TXV)
MIL-STD-750

1. Preseal Visual (6)
Method 2072
2. Stabilization Bake
Method 1032,
24 Hrs. @ 150°C
3. Temperature Cycle
Method 1051
20 Cycles, -65°C to + 150°C
15 minutes minimum @
each temperature extreme
4. Constant Acceleration (2)
Method 2006
Y_1 Axis only.
TO-3 – 10,000 G,
Others – 20,000 G
5. Fine Leak (2)
Method 1071, Condition G
or H,
Maximum Leak Rate
TO-3 – 5 x 10^{-6} atm cc/sec
Others – 5 x 10^{-8} atm cc/sec
6. Gross Leak (2)
Method 1071, Condition C
7. Electrical Test (4)
100% Go/No-Go,
25°C D.C. Parameters
8. HTRGB Burn-in (3)
Method 1042, Condition B,
48 Hrs. @ 150°C
9. Electrical Test (4)
100% Go/No-Go,
25°C D.C. Parameters
10. HTRB Burn-in
Method 1042, Condition A,
160 Hrs. (+8 Hrs., - 0 Hrs.)
@ 150°C
11. Electrical Test (4)
100% Go/No-Go,
25°C D.C. Parameters
12. Electrical Test
100% Go/No-Go,
Group A, Subgroup 2
13. Group A
Subgroup 1 VIS/MEC,
LTPD 5,
Subgroup 2 D.C. @ 25°C
LTPD2,
Subgroup 3 D.C. Min./Max.
Temperature,
LTPD 2,
Subgroup 4 A.C.
LTPD2

SJ FLOW
(SIMILAR TO JAN)
MIL-STD-750

1. Stabilization Bake
Method 1032,
24 Hrs. @ 150°C
2. Fine Leak 1% AQL (2)
Method 1071, Condition G
or H,
Maximum Leak Rate
TO-3 =
Cond. H 5 x 10^{-6} atm cc/sec
Cond. H 1 x 10^{-7} atm cc/sec
Others = 5 x 10^{-8} atm cc/sec
3. Gross Leak (2)
Method 1071, Condition C
4. Electrical Test
100% Go/No-Go,
25°C D.C. Parameters
5. Group A
Subgroup 1 VIS/MEC,
LTPD 5
Subgroup 2 D.C. @ 25°C,
LTPD 2,
Subgroup 3 D.C. Min./Max.
Temperature,
LTPD 2,
Subgroup 4 A.C. LTPD
2

COMMERICAL BURN-IN SC FLOW
MIL-STD-750

1. Stabilization Bake
Method 1032,
24 Hrs. @ 150°C
2. Fine Leak 1% AQL (2)
Method 1071, Condition G
or H,
Maximum Leak Rate
TO-3 =
Cond. H 5 x 10^{-6} atm cc/sec
Cond. H 1 x 10^{-7} atm cc/sec
Others = 5 x 10^{-8} atm cc/sec
3. Gross Leak (2)
Method 1071, Condition C
4. Electrical Test
100% Go/No-Go,
25°C D.C. Parameters
5. HTRB Burn-in
Method 1042, Condition A,
96 Hrs. @ 150°C
6. Electrical Test
100% Go/No-Go
25°C D.C. Parameters
7. Group A
Subgroup 1 VIS/MEC,
LTPD 5,
Subgroup 2 D.C. @ 25°C
LTPD 5

STANDARD PRODUCTS
MIL-STD-750

1. Stabilization Bake
Method 1032,
24 Hrs. @ 150°C
2. Fine Leak 1% AQL (2)
Method 1071, Condition G
or H,
Maximum Leak Rate
TO-3 =
Cond. H 5 x 10^{-6} atm cc/sec
Cond. H 1 x 10^{-7} atm cc/sec
Others = 5 x 10^{-8} atm cc/sec
3. Gross Leak (2)
Method 1071, Condition C
4. Electrical Test
100% Go/No-Go,
25°C D.C. Parameters
5. Group A
Subgroup A 0.65% AQL
Subgroup 1 VIS/MEC,
Subgroup 2 D.C. @ 25°C

Note 1: Processing consists of 100% screening and Group A only. Generic Group B, C, & D data available on request.
Note 2: Hermetic packages only.
Note 3: HTRGB-High temperature reverse gate bias.
Note 4: Read and Record with delta and percent values is optional.
Note 5: Optional.
Note 6: Preseal visual for SXV flow only. Not applicable for SX flow
All test methods are per MIL-STD-750 unless specified otherwise.

The following products are available with High Reliability processing per test methods and flows of MIL-STD-750 and MIL-STD-883. For ordering purposes, add the process flow prefix to the device number as shown in the following examples:

Process Flow	Device Type	High Rel Part Number
SX	VN0104N2	SXVN0104N2
RB	VN0106N7	RBVN0106N7

Device Type	RB	SX	SXV	SJ	SC
2N6659		•	•	•	•
2N6660		•	•	•	•
2N6661		•	•	•	•
TN0102N2		•	•	•	•
TN0104N2		•	•	•	•
TN0106N2		•	•	•	•
TN0110N2		•	•	•	•
TN0520N2		•	•	•	•
TN0524N2		•	•	•	•
TN0602N2		•	•	•	•
TN0604N2		•	•	•	•
TN0606N2		•	•	•	•
TN0606N7	•				
TN0610N2		•	•	•	•
TN0620N2		•	•	•	•
TN0624N2		•	•	•	•
TP0102N2		•	•	•	•
TP0104N2		•	•	•	•
TP0602N2		•	•	•	•
TP0604N2		•	•	•	•
TP0606N2		•	•	•	•
TP0606N7	•				
TP0610N2		•	•	•	•
TP0616N2		•	•	•	•
TP0620N2		•	•	•	•
TQ3001N7	•				
VC0106N7	•				
VN0104N2		•	•	•	•
VN0104N7	•				
VN0104N9		•	•	•	•
VN0106N2		•	•	•	•
VN0106N7	•				
VN0106N9		•	•	•	•

Device Type	RB	SX	SXV	SJ	SC
VN0109N2		•	•	•	•
VN0109N9		•	•	•	•
VN0116N2		•	•	•	•
VN0120N2		•	•	•	•
VN0335N1		•	•	•	•
VN0335N2		•	•	•	•
VN0340N1		•	•	•	•
VN0340N2		•	•	•	•
VN0345N1		•	•	•	•
VN0345N2		•	•	•	•
VN0350N1		•	•	•	•
VN0350N2		•	•	•	•
VN0300B	Refer to TN0604N2				
VN0535N2		•	•	•	•
VN0540N2		•	•	•	•
VN0545N2		•	•	•	•
VN0550N2		•	•	•	•
VN0635N2		•	•	•	•
VN0640N2		•	•	•	•
VN0645N2		•	•	•	•
VN0650N2		•	•	•	•
VN10KN9		•	•	•	•
VN1206B	Refer to TN0620N2				
VN1210B	Refer to TN0620N2				
VN1304N2		•	•	•	•
VN1306N2		•	•	•	•
VN1310N2		•	•	•	•
VN1706B	Refer to TN0620N2				
VN1710B	Refer to TN0620N2				
VN2106NF	•				
VN2110NF	•				
VN2206N2		•	•	•	•
VN2210N2		•	•	•	•

DMOS High Reliability Products

Device type	RB	SX	SXV	SJ	SC
VN2220N2		•	•	•	•
VN2222NC	•				
VN2224N2		•	•	•	•
VP0104N2		•	•	•	•
VP0104N7	•				
VP0104N9		•	•	•	•
VP0106N2		•	•	•	•
VP0106N7	•				
VP0106N9		•	•	•	•
VP0109N2		•	•	•	•
VP0109N9		•	•	•	•
VP0116N2		•	•	•	•
VP0120N2		•	•	•	•
VP0335N1		•	•	•	•
VP0335N2		•	•	•	•
VP0340N1		•	•	•	•
VP0340N2		•	•	•	•
VP0345N1		•	•	•	•
VP0345N2		•	•	•	•
VP0350N1		•	•	•	•
VP0350N2		•	•	•	•
VP0300B	Refer to TP0604N2				

Device type	RB	SX	SXV	SJ	SC
VP0535N2		•	•	•	
VP0540N2		•	•	•	•
VP0545N2		•	•	•	•
VP0550N2		•	•	•	•
VP0635N2		•	•	•	•
VP0640N2		•	•	•	•
VP0645N2		•	•	•	•
VP0650N2		•	•	•	•
VP0808B	Refer to TP0610N2				
VP1008B	Refer to TP0610N2				
VP1304N2		•	•	•	•
VP1306N2		•	•	•	•
VP1310N2		•	•	•	•
VP2206N2		•	•	•	•
VP2210N2		•	•	•	•
VQ1000N7	•				
VQ1001P	•				
VQ1004P	•				
VQ2001P	•				
VQ2006P	•				
VQ3001N7	•				
VQ7254N7	•				

Chapter 6 – Selector Guides and Cross Reference

Low Threshold MOSFETs

N-Channel

Device Number	BV_{DSS} min (V)	$R_{DS(ON)}$ max (Ω)	$I_{D(ON)}$ min (A)	C_{ISS} typ (pf)	$V_{GS(th)}$ max (V)	SOT-23 K1	TO-39 N2	TO-92 N3	TO-220 N5	SOT-89 N8	Die ND	Quad[1]
TN0102	20	1.8	2.0	50	1.6		•	•			•	
TN0104	40	1.8	2.0	50	1.6		•	•		•	•	
TN0106	60	3.0	2.0	50	1.6		•	•			•	
TN0110	100	3.0	2.0	50	1.6		•	•			•	
TN0520	200	10.0	0.3	45	1.5		•	•			•	
TN0524	240	10.0	0.3	45	1.5		•	•			•	
TN0535	350	22.0	0.25	48	2.0			•			•	
TN0540	400	22.0	0.25	48	2.0			•			•	
TN0602	20	0.75	4.0	140	1.6		•	•			•	
TN0604	40	0.75	4.0	140	1.6		•	•			•	•
TN0606	60	1.50	3.0	100	1.6		•	•	•		•	•
TN0610	100	1.50	3.0	100	1.6		•	•	•		•	
TN0620	200	6.0	1.0	110	1.6		•	•	•		•	
TN0624	240	6.0	1.0	110	1.6		•	•	•		•	
TN0635	350	10.0	1.0	85	1.8			•			•	
TN0640	400	10.0	1.0	85	1.8			•			•	
TN0702	20	1.3	0.5	130	1.0			•			•	
TN2101	15	7.0	0.06	45	1.0	•					•	
TN2106	60	2.5	0.6	45	1.6	•		•			•	
TN2124	240	10.0	0.14	38	1.8	•					•	
TN2130	300	25	0.25	35	2.4	•						
TN2501	18	2.5	0.25	70	1.0					•	•	
TN2502	20	1.0	4.0	70	1.6						•	
TN2504	40	1.0	4.0	70	1.6					•	•	
TN2506	60	1.5	3.0	70	1.6						•	
TN2510	100	1.5	3.0	70	1.6					•	•	
TN2520	200	6.0	1.0	65	2.0						•	
TN2524	240	6.0	1.0	65	2.0					•	•	
TN2535	350	12.0	1.0	95	1.8						•	
TN2540	400	12.0	1.0	95	1.8					•	•	
TN2635	350	5.0	2.0	180	2.0			•			•	
TN2640	400	5.0	2.0	180	2.0			•			•	

Add package suffix for complete part number, e.g., TN0102N3 is TN0102 in TO-92 package.

Note:
1. Package options are defined on individual data sheets.

Low Threshold MOSFETs

P-Channel

Device Number	BV_{DSS} min (V)	$R_{DS(ON)}$ max (Ω)	$I_{D(ON)}$ min (A)	C_{ISS} typ (pf)	$V_{GS(th)}$ max (V)	SOT-23 K1	TO-39 N2	TO-92 N3	TO-220 N5	SOT-89 N8	Die ND	Quad[1]
LP0701	-16.5	1.5	-1.2	120	-1.0			•		•[2]	•	
LP0801	-16.5	12	-0.2	70	-1.0	•					•	
TP0102	-20	4.0	-0.85	45	-2.4		•	•			•	
TP0104	-40	4.0	-0.85	45	-2.4		•	•		•	•	
TP0602	-20	2.0	-2.0	95	-2.4		•	•			•	
TP0604	-40	2.0	-2.0	95	-2.4		•	•			•	•
TP0606	-60	3.5	-1.5	80	-2.4		•	•	•		•	•
TP0610	-100	3.5	-1.5	80	-2.4		•	•	•		•	
TP0616	-160	12.0	-0.75	85	-2.4		•	•	•		•	
TP0620	-200	12.0	-0.75	85	-2.4		•	•	•		•	
TP2105	-50	6.0	-0.6	45	-2.0	•		•			•	
TP2502	-20	2.0	-2.0	100	-2.4						•	
TP2504	-40	2.0	-2.0	100	-2.4					•	•	
TP2506	-60	3.5	-1.5	80	-2.4						•	
TP2510	-100	3.5	-1.5	80	-2.4					•	•	
TP2516	-160	12.0	-0.75	75	-2.4						•	
TP2520	-200	12.0	-0.75	75	-2.4					•	•	
TP2535	-350	25.0	-0.4	60	-2.4			•			•	
TP2540	-400	25.0	-0.4	60	-2.4			•		•	•	
TP2635	-350	15.0	-0.7	220	-2.0			•			•	
TP2640	-400	15.0	-0.7	220	-2.0			•		•[2]	•	

Add package suffix for complete part number, e.g., LP0701N3 is LP0701 in TO-92 package.

Notes:
1. Package options are defined on individual data sheets.
2. SO-8 (LG) package.

MOSFETs

N-Channel

Device Number	BV_{DSS} min (V)	$R_{DS(ON)}$ max (Ω)	$I_{D(ON)}$ min (A)	C_{ISS} typ (pf)	SOT-23 K1	TO-3 N1	TO-39 N2	TO-52 N9	TO-92 N3	TO-220 N5	Quad[1]	SOT-89 N8	Die ND
LNE150	500	1000	3.0	12	•								•
VN0104	40	3.0	2.0	55			•	•	•	•	•		•
VN0106	60	3.0	2.0	55			•	•	•	•	•		•
VN0109	90	3.0	2.0	55			•	•	•	•			•
VN0335	350	2.5	3.0	550		•	•			•			•
VN0340	400	2.5	3.0	550		•	•			•			•
VN0345	450	4.0	2.0	550		•	•			•			•
VN0350	500	4.0	2.0	550		•	•			•			•
VN0355	550	6.0	1.5	550		•				•			•
VN0360	600	6.0	1.5	550		•				•			•
VN0535	350	35.0	0.25	45			•		•				•
VN0540	400	35.0	0.25	45			•		•				•
VN0545	450	60.0	0.15	45			•		•				•
VN0550	500	60.0	0.15	45			•		•				•
VN0635	350	10.0	0.75	105			•		•	•			•
VN0640	400	10.0	0.75	105			•		•	•			•
VN0645	450	16.0	0.50	120			•		•	•			•
VN0650	500	16.0	0.50	120			•		•	•			•
VN0655	550	20.0	0.25	85			•		•	•			•
VN0660	600	20.0	0.25	85			•		•	•			•
VN1304	40	8.0	0.50	25			•		•				•
VN1306	60	8.0	0.50	25			•		•				•
VN1310	100	8.0	0.50	25			•		•			•	
VN2106	60	4.0	0.6	35							•		•
VN2110	100	4.0	0.6	35	•				•				•
VN2206	60	0.35	8.0	300				•	•				•
VN2210	100	0.35	8.0	300				•	•				•
VN2220	200	1.25	5.0	300			•		•				•
VN2222	220V	1.25	5.0	300							•		
VN2224	240	1.25	5.0	300			•		•				•
VN2780	800	16	0.5	400								•[2]	•
VN3205	50	0.3	—	220					•		•	•	•

Add package suffix for complete part number, e.g., VN0104N3 is VN0104 in TO-92 package.

Note:
1. Package options are defined on individual data sheets.
2. SO-8 (LG) package.

MOSFETs

P-Channel

Device Number	BV_{DSS} min (V)	$R_{DS(ON)}$ max (Ω)	$I_{D(ON)}$ min (A)	C_{ISS} typ (pf)	SOT-23 K1	TO-3 N1	TO-39 N2	TO-52 N9	TO-92 N3	TO-220 N5	Quad[1]	SOT-89 N8	Die ND
VP0104	-40	8.0	-0.50	45			•	•	•	•	•		•
VP0106	-60	8.0	-0.50	45			•	•	•	•	•		•
VP0109	-90	8.0	-0.50	45			•	•	•	•			•
VP0116	-160	25.0	-0.35	50			•		•	•			•
VP0120	-200	25.0	-0.35	50			•		•	•			•
VP0335	-350	6.0	-1.5	550		•	•			•			•
VP0340	-400	6.0	-1.5	550		•	•			•			•
VP0345	-450	7.5	-1.0	720		•	•			•			•
VP0350	-500	7.5	-1.0	720		•	•			•			•
VP0535	-350	75.0	-0.20	40			•		•				•
VP0540	-400	75.0	-0.20	40			•		•				•
VP0545	-450	125.0	-0.10	40			•		•				•
VP0550	-500	125.0	-0.10	40			•		•				•
VP0635	-350	25.0	-0.40	105			•		•	•			•
VP0640	-400	25.0	-0.40	105			•		•	•			•
VP0645	-450	30.0	-0.20	95			•		•	•			•
VP0650	-500	30.0	-0.20	95			•		•	•			•
VP1304	-40	25.0	-0.25	20			•		•				
VP1306	-60	25.0	-0.25	20			•		•				
VP1310	-100	25.0	-0.25	20			•		•			•	
VP2106	-60	12.0	-0.5	45					•				•
VP2110	-100	12.0	-0.50	45	•				•				•
VP2206	-60	0.9	-4.0	325			•		•				•
VP2210	-100	0.9	-4.0	325			•		•				•
VP3203	-30	0.6	—	220					•			•	•

Add package suffix for complete part number, e.g., VP0104N3 is VP0104 in TO-92 package.

Note:
1. Package options are defined on individual data sheets.

Low Threshold Multi-Channel Arrays

N-Channel

Device Number	Channels/ Types[1]	BV_{DSS} min (V)	$R_{DS(ON)}$ max (Ω) N-Channel	$R_{DS(ON)}$ max (Ω) P-Channel	Plastic DIP N6, J	Ceramic DIP N7, NC, P	Ceramic LCC NF	SO-8 TG	SOW-20[2] WG
TD9944	2N	240	6.0	—				•	
TN0604	4N	40	1.0	—					•
TN0606	4N	60	1.5	—	•	•			
VN0104	4N	40	3.0	—	•	•			
VN0106	4N	60	3.0	—	•	•			
VN2106	4N	60	4.0	—			•		
VN2110	4N	100	4.0	—			•		
VN2222	4N	220	1.25	—		•			
VN3205	4N	50	0.3	—	•				
VQ1000[3]	4N	60	5.5	—	•	•			
VQ1001[3]	4N	30	1.0	—		•			
VQ1004[3]	4N	60	3.5	—	•	•			

Add package suffix for complete part number, e.g., TD9944TG is TD9944 in SO-8 package.

P-Channel

Device Number	Channels/ Types[1]	BV_{DSS} min (V)	$R_{DS(ON)}$ max (Ω) N-Channel	$R_{DS(ON)}$ max (Ω) P-Channel	Plastic DIP N6, J	Ceramic DIP N7, P	Ceramic LCC NF	SO-8 TG	SOW-20[2] WG
TP0604	4P	-40	—	2.0					•
TP0606	4P	-60	—	3.5	•	•			
VP0104	4P	-40	—	8.0	•	•			
VP0106	4P	-60	—	8.0	•	•			
VQ2001[3]	4P	-30	—	2.0		•			
VQ2006[3]	4P	-90	—	5.0		•			

Add package suffix for complete part number, e.g., TP0604WG is TP0604 in SOW-20 package.

Low Voltage Quad Arrays

Complementary N- and P-Channel

Device Number	Channels/ Types[1]	BV_{DSS} min (V)	$R_{DS(ON)}$ max (Ω) N-Channel	$R_{DS(ON)}$ max (Ω) P-Channel	Plastic DIP N6, J	Ceramic DIP N7, P	Ceramic LCC NF	SO-8 TG	SOW-20[2] WG
TC0604	2N + 2P	40	1	2					•
TQ3001[4]	2N + 2P	40	1	2	•	•	•		
VC0106	2N + 2P	60	3	8	•	•			
VQ3001[3]	2N + 2P	40	1	2	•	•	•		
VQ7254[3]	2N + 2P	20	1	2	•	•			

Add package suffix for complete part number, e.g., TC0604WG is TC0604 in SOW -20 package.

Notes:
1. Four independent and isolated die.
2. Same as SO-20 with 300 mils wide body.
3. Direct second source parts.
4. Low gate threshold version of VQ3001.

Direct Second Source Discrete MOSFETs

N-Channel

Device Number	BV_{DSS} min (V)	$R_{DS(ON)}$ max (Ω)	SOT-23	TO-39 B	TO-92 L	TO-220 D	TO-52 E
2N6659	35	1.8		•			
2N6660	60	3.0		•			
2N6661	90	4.0		•			
2N7000	60	5.0			•		
2N7002	60	7.5	•				
2N7007	240	45.0			•		
2N7008	60	7.5			•		
BSS123	100	6.0	•				
TN3012	300	12.0			•		
VN0300	30	1.2		•	•		
VN0606	60	3.0			•		
VN0610	100	5.0			•		
VN0808	80	4.0			•		
VN10K	60	5.0			•		•
VN1206	120	6.0		•	•	•	
VN1210	120	10.0			•		
VN1706	170	6.0		•	•	•	
VN1710	170	10.0			•		
VN2010	200	10.0			•		
VN2222L	60	7.5			•		
VN2406	240	6.0		•	•	•	
VN2410	240	10.0			•		
VN3515	350	15.0			•		
VN4012	400	12.0		•	•		

Add package suffix for complete part number, e.g., VN0300L is VN0300 in TO-92 package.

P-Channel

Device Number	BV_{DSS} min (V)	$R_{DS(ON)}$ max (Ω)	SOT-23 T	TO-39 B	TO-92 L	TO-220 D	TO-52 E
TP0610	-60	10	•				
VP0300	-30	2.5		•	•		
VP0808	-80	5.0		•	•		
VP1008	-100	5.0		•	•		

Add package suffix for complete part number, e.g., TP0610T is TP0610 in SOT-23 package.

High Voltage Arrays [2]

Device No.[1]	Number of Channels/Type	BV_{DSS} Min (V)	$R_{DS\ (ON)}$ Max (Ω)	Package Options		
				Plastic Dip	SOW-20	Die
AN0120	8N	200	300	•		•
AN0130	8N	300	300	•		•
AN0140	8N	400	350	•	•	•
AP0120	8P	-200	600	•		•
AP0130	8P	-300	600	•		•
AP0140	8P	-400	700	•	•	•

Notes:
1. Excluding package suffix.
2. Monolithic 8 Channel Array.

6

High Voltage Low Leakage Arrays [2,3]

Device No.[1]	Number of Channels/Type	BV_{DSS} Min (V)	$R_{DS\ (ON)}$ Max (Ω)	Package Options		
				Plastic Dip	SOW-20	Die
AN0116	8N	160	350	•	•	•
AN0132	8N	320	350	•	•	•
AN0332	8N	320	350	•	•[4]	•
AP0116	8P	-160	700	•	•	•
AP0132	8P	-320	700	•	•	•
AP0332	8P	-320	700	•	•[4]	•

Notes:
1. Excluding package suffix.
2. Monolithic 8 Channel Array.
3. Low I_{DSS} Leakage (refer to data sheet for details).
4. SO-16 (CG) package.

High Voltage Level Translators and MOSFET Drivers

Device No.	Number of Channels	V_{PP} Max (V)	I_{SOURCE} Min (mA)	I_{SINK} Min (mA)	Package Options			
					Plastic Dip	Ceramic Dip	SOIC	Die
HT0130	8	300	0.2	0.1	•	•	•	•
HT0440	2	400[1]	—	—	•		•	
HT0740	1	400[1]	—	—	•		•	

Note:
1. Input to output isolation

High Voltage Depletion-Mode MOSFETs

The Supertex family of high-voltage depletion-mode MOSFETs utilizes both vertical and lateral double-diffused MOS processes. The devices can be used for constant current sources, high voltage ramp generators, overvoltage protection and normally closed switches. Applications for these "normally on" products include telecommunications, instrumentation, test equipment and solid state relays. When used in conjunction with high voltage linear regulators (see page 6-13), these products are ideal for use in SMPS start-up circuits.

N-Channel Current Sources

Device Number	BV_{DSS} min (V)	$R_{DS(ON)}$ max (Ω)	V_P Pinch-Off Voltage		I_{DSS} @ V_{GS} = 0V Saturated Current		SOT-23 K1	TO-39 N2	TO-92 N3	TO-220 N5	SOT-89 N8	Die ND
			min (V)	max (V)	min (mA)	max (mA)						
LND150	500	1000	-1.0	-3.0	1.0	3.0			•		•	•
LND250	500	1000	-1.0	-3.0	1.0	3.0	•					
DN2530	300	12	-1.0	-5.0	200.0	—			•		•	•
DN2535	350	25	-1.5	-3.5	150.0	—		•	•	•	•	•
DN2540	400	25	-1.5	-3.5	150.0	—		•	•	•	•	•
DN2620	200	4.0	-1.0	-3.0	600.0	—			•			•
DN2624	240	4.0	-1.0	-3.0	600.0	—			•			•
DN2635	350	6.0	-1.0	-5.0	300.0	—			•			•
DN2640	400	6.0	-1.0	-5.0	300.0	—			•			•

Add package suffix for complete part number, e.g., LND150N3 is LND150 in TO-92 package.

CMOS Industrial / Commercial ICs

Supertex Smoke Detector Circuits are designed for low-power and low cost, minimizing the number of components necessary to build photoelectric smoke detectors which meet UL requirements. These devices have I/O pins allowing the local alarm to trigger a remote system or a remote system to trigger a local alarm.

The ED series are monolithic devices using metal-gate CMOS technology for low cost, low power and high reliability. These devices utilize Manchester phase encoding for reliable encoding and decoding. They are used for applications where exclusive identity code recognition is required, such as cordless telephones, security systems, pagers, remote control and monitor systems. Some of the products are capable of operating in a data communication mode, allowing 4 or 8 bits of data to be sent from a remote ED device and received by the local ED device.

Smoke Detector ICs

Device Number	Detector Type	Package Pins	PackageOptions[1]
SD2	Photoelectric	16	P
SD4	Photoelectric	16	P

Digital Encoder/Decoders

Device Number	Transmit Mode		Receive Mode		Package Pins	Package Options[1]
	Address Bits	Data Bits	Address Bits	Data Bits		
ED5	5	0	5	4	18	P
ED9	9	0	9	0	18	P, WG (20)
ED10	10	0	10	0	20	WG
ED11	11	4	11	4	28	P, WG (20)
ED15	15	0	15	0	28	P, PJ, WG, X
DC7	7	8	7	8	28	P, PJ, WG, X
ET13	13	0	–	–	20	P, WG
ET15	12	0	–	–	20	P, WG

Add package suffix for complete part number, e.g., ED5P is ED5 in plastic DIP package.

Notes:
1. Package options are defined on page 16-1.

High Voltage Integrated Circuits

The Supertex line of high voltage integrated circuits is based on the proprietary HVCMOS® technology, which combines low power CMOS control logic with high voltage DMOS output switches. Products include open drain, push-pull and bilateral outputs, providing solutions to many applications where multiple high voltage switches need to be controlled at high speeds with low power consumption. Flat panel displays, non-impact printers and plotters and medical ultrasound scanners are some of the applications benefiting from Supertex HVCMOS products.

Supertex offers a wide range of package options for these products to maximize the benefits of the high-density capability of HVCMOS. All products are available in die form for hybrid assembly. Tape Automated Bonding (TAB) on selected products provides the industry's highest package density today for applications where space saving is critical. All of these products are available with Hi-Rel processing.

High-Voltage Source-Only Outputs

Open Drain P-Channel

Device Number	Output Channels/ Direction[1]	Logic Configuration	Output Operating Voltage	Output Current Per Channel	Pkg Pins	Package Options[2]
HV4122 HV4222	32/CCW 32/CW	Serial to parallel converter w/output enable and strobe	-225V	-80mA	44	DJ, PJ, X
HV4522 HV4622	32/CCW 32/CW	Serial to parallel converter w/latches, polarity and blanking	-220V	-60mA	44	DJ, PG, PJ, X
HV4530 HV4630	32/CCW 32/CW	Serial to parallel converter w/latches, polarity and blanking	-300V	-60mA	44	DJ, PG, PJ, X
HV4937	64/B	Serial to parallel converter	-375V	0.5mA	80	PG, X

Add package suffix for complete part number, e.g., HV4122PJ is HV4122 in PLCC package.

High-Voltage Sink-Only Outputs

Open Drain N-Channel

Device Number	Output Channels/ Direction[1]	Logic Configuration	Output Operating Voltage	Output Current Per Channel	Pkg Pins	Package Options[2]
HV0322[3] HV0522	64/CCW 64/CW	Serial to parallel converter w/latches, Supertex logic	220V	+100mA	80	DG, PG, X
HV0330[3] HV0530	64/CCW 64/CW	Serial to parallel converter w/latches, Supertex logic	300V	+100mA	80	DG, PG, X
HV3137	64/B	Serial to parallel converter w/output enable	375V	+1mA	80	PG, X
HV5122 HV5222	32/CCW 32/CW	Serial to parallel converter w/output enable and strobe	225V	+100mA	44	DJ, PG, PJ, X
HV5522 HV5622	32/CCW 32/CW	Serial to parallel converter w/latches, polarity and blanking	220V	+100mA	44	DJ, PG, PJ, X
HV5530 HV5630	32/CCW 32/CCW	Serial to parallel converter w/latches, polarity and blanking	300V	+100mA	44	DJ, PG, PJ, X

Add package suffix for complete part number, e.g., HV3137PG is HV3137 in 80-pin plastic gullwing package.

Notes:
1. Legend: CW = Clockwise; CCW = Counterclockwise; B = Direction pin for both directions; S = Special (see datasheet).
2. Package options are defined on page 16-1.
3. Not recommended for new designs. Use HV51/52, HV55/56 or HV70 for improved performance.

High Voltage Integrated Circuits

High-Voltage Source/Sink Outputs

Push-Pull

Device Number	Output Channels/ Direction[1]	Logic Configuration	Output Operating Voltage	Output Current Per Channel	Pkg Pins	Package Options[2]
HV3418	64/B	Serial to parallel converter w/latches, polarity and blanking, V_{DD} = 5V	180V	±5mA	80	DG, PG, X
HV3527	64/B	Serial to parallel converter w/ polarity and blanking	275V	±1.0mA	80	DG, PG, X
HV3622	4/CW	PIN diode driver	220V	10mA	20	C, X
					28	DJ
HV3806	32/B	Gray shade column driver w/16 analog levels	60V	±15mA	64	DG, PG, X
HV5308 HV5408	32/CW 32/CCW	Serial to parallel converter w/latches, output enable	80V	±20mA	44	DJ, PG, PJ, X
HV5708 HV5808	32/CW 32/CCW	Serial to parallel converter w/latches, polarity and blanking	80V	±20mA	44	DJ, PJ, X
HV505	64/B	Serial to parallel converter with polarity and blanking	300V	+1.0mA	80	DG, PG, X
HV518	32/CW	Serial to parallel converter w/latch enable and strobe pins	80V	+50µA -25mA	40	P
					44	PJ
HV6008	32/CW	LCD driver w/active return to ground	±40V	±15mA	44	DJ, PG, PJ, X
HV621	64/B	Gray shade column driver w/4 output levels	+15mA -12mA	105		X
HV622	32	Gray shade column driver w/256 output levels	±4mA	64		PG, X
HV6506	32/B	Serial to parallel converter w/backplane output	60V	±5mA	44	PJ, X
HV6810	10/CW	Serial to parallel converter w/latches	80V	+100µA -25mA	18	D, P
					20	PJ, WG
HV7022-C	34/B	Serial to parallel converter w/polarity and output enable	230V	±70mA	44	DJ, PJ, X
HV7225	40/B	Serial to parallel converter w/polarity, output enable (only one output on at any time)	240V	±70mA	64	DJ, PJ, X
HV73	40/B	Serial to parallel converter w/polarity output enable	±240	±70mA	62	X
HV7708[3] HV57708	64/B 64/B	Serial to parallel converter w/four 16-bit shift registers	80V	±15mA	80	DG, PG, X
HV7808	64/B	Serial to parallel converter w/two 32-bit shift registers	80V	±15mA	80	DG, PG, X
HV7908	64/B	Serial to parallel converter w/four 16-bit shift registers	80V	±40mA	80	DG, PG, X
HV701[4] HV711	40/S 40/S	Serial to parallel VF driver w/shift register	220V	+0.5mA -3.0mA	60	PG, X
HV702[4] HV712	40/S 40/S	Serial to parallel VF driver w/shift register	220V	+2.5mA -10mA	60	PG, X

(more)

Notes:

1. Legend: CW = Clockwise; CCW = Counterclockwise; B = Direction pin for both directions; S = Special (see datasheet).
2. Package options are defined on page 16-1.
3. Recommend HV577 for new designs.
4. Consult factory for availability.

High Voltage Integrated Circuits

High-Voltage Source/Sink Outputs (continued)

Push-Pull

Device Number	Output Channels	Logic Configuration	Output Operating Voltage	Output Current Per Channel	Pkg Pins	Package Options [2]
HV9308 HV9408	32/CW 32/CCW	Serial to parallel converter w/latches output enable, V_{DD} = 5V	80V	+5mA -20mA	44	DJ, PJ, X
HV9708 HV9808	32/CW 32/CCW	Serial to parallel converter w/latches, polarity and blanking, V_{DD} = 5V	80V	+5mA -20mA	44	DJ, PJ, X

Add package suffix for complete part number, e.g., HV7708PG is HV7708 in 80-pin plastic gullwing package.

High-Voltage Bilateral Switches

Device Number	Output Channels	Logic Configuration	Operating Voltage		Output Current Per Channel	On-Resistance Per Channel	Pkg Pins	Package Options [2]
			Supply	Analog Signal				
HV1516	8	Decoders, latches and chip selects	160V	130V	±1.5A	35Ω	20	P, X
HV1616	8	Shift register, latches	160V	130V	±1.5A	35Ω	24	P, X
							28	PJ
HV1816	8	Shift register, latches and clear	160V	130V	±1.5A	35Ω	24	P, X
							28	PJ
							36	CS

Add package suffix for complete part number, e.g., HV1016P is HV1016 in plastic package.

Notes:

1. Legend: CW = Clockwise; CCW = Counterclockwise; B = Direction pin for both directions; S = Special (see datasheet).
2. Package options are defined on page 16-1.

High Voltage Integrated Circuits

Low-Power High-Voltage Bilateral Switches

Device Number	Output Channels	Logic Configuration	Operating Voltage		Output Current Per Channel	On-Resistance Per Channel	Pkg Pins	Package Options [1]
			Supply	Analog Signal				
HV2116	8	Shift register, latches	160V	140V	±2.0A	27Ω	24	C, P, X
							28	PJ
HV2216	8	Shift register, latches and clear	160V	140V	±2.0A	27Ω	28	C, P, PJ, X
HV21716	8	Shift register, latches	160V[2]	140V	±2.0A	25Ω	24	C, P, X
							28	PJ
HV21816	8	Shift register, latches	160V[3]	140V	±2.0A	25Ω	24	C, P, X
							28	PJ
HV22716	8	Shift register, latches and clear	160V[2]	140V	±2.0A	25Ω	28	C, P, PJ, X
HV22816	8	Shift register, latches and clear	160V[3]	140V	±2.0A	25Ω	28	C, P, PJ, X
HV20220 HV20320	8	Shift register, latches clear, low charge injection	200	180	±2.0A	25Ω	28	P, PJ, X
							48	FG
HV20420 HV20520 HV20620	8	Shift register, latches, clear, low charge injection	200V	180V	±2.0A	27Ω	28	C, P, PJ, X
HV20722	8	Dual 1:4 decoder and clear	225	205	±2.0A	35Ω	28	PJ, X
HV20822	16	2 input latches for 2 sets of 8 switches	220	200	±2.0A	22Ω	44	FG, X

Add package suffix for complete part number, e.g., HV2116P is HV2116 in plastic DIP package.

Notes:
1. Package options are defined on page 16-1.
2. V_{PP} = 40V to 80V and $V_{PP} - V_{NN}$ = 160V.
3. V_{PP} = 80V to 150V and $V_{PP} - V_{NN}$ = 160V.

High Voltage EL Backlighting Lamp Driver

The Supertex line of high voltage EL backlighting lamp driver integrated circuits utilize the proprietary BiCMOS/DMOS technology, which allows for operation at very low input voltages. This family of inverters is designed to drive electroluminescent lamps for backlighting with minimal external components, and is capable of driving loads from 1nF to 30nF depending on the brightness required. Applications include watches, pagers, cellular phones, remote controllers, and portable instruments.

Device Number	Input Voltage (V)	Nominal Output Voltage (V)	Maximum Switch Resistance (Ω)	Output Regulation[1]	SO-14	8-Pin DIP	SO-8	Die
HV803	2.4 - 9.5	±80	6	Yes			•	•
HV8051[2]	1.0 - 1.6	±50	15	No		•	•	•
HV8053[2]	2.4 - 3.5	±50	15	No		•	•	•
HV8061[2]	1.0 - 1.6	±50	12	Yes	•		•	•
HV8063[2]	2.4 - 3.5	±50	12	Yes	•		•	•

Notes:
1. Regulation may not occur if the output load is too large.
2. Same pin configuration as the HV802.

High Voltage Off-Line Power Management Circuits

The LR6 is a high-input voltage linear regulator for simple functions such as SMPS start-up and high-voltage line conditioning/regulation. The LR7 is a high-input voltage SMPS start-up circuit.

High-Voltage SMPS Start-Up/Linear Regulator ICs

Device Number	$+V_{IN}$		Output Voltage typical	Output Current[1] max	Regulation typical		SO-8 LG	8-Pin P	TO-92 N3	TO-220 N5	SOT-89 N8	Die ND
	min	max			Line	Load						
LR645	15V	450V	10V	3.0mA	0.1mV/V	50mV/mA	•	•	•	•	•	•
LR745	25V	450V	20V	4.0mA	–	–			•		•	•

Add package suffix for complete part number, e.g., LR645P is LR645 in plastic DIP package.

Notes:
1. Output current limited by power dissipation. Current rating may be significantly enhanced, up to 150mA, by using a depletion-mode MOSFET. See page 6-8.

High Voltage Off-Line Power Management Circuits

This series of BiCMOS/DMOS devices are intended for use in high-voltage power supplies. The HV91XX products provide all the functions necessary to implement a single-switch current-mode PWM with a minimum of external components. These power management devices are suitable for a variety of applications including DC/DC converters, variable speed motor drives, ISDN and PBX equipment, modems and distributed power systems.

High-Voltage Switchmode PWM Controllers with MOSFET

Device Number	$+V_{IN}$ min	$+V_{IN}$ max	Feedback Voltage max	Duty Cycle max	MOSFET Switch BV_{DSS}	MOSFET Switch $R_{DS(ON)}$	Package Pins	Package Options[1]
HV9100	10V	70V	±1%	49%	150V	5.0Ω	14	C, P
							20	PJ
HV9101	10V	70V	±10%	49%	150V	5.0Ω	14	C, P
							20	PJ
HV9102	10V	120V	±1%	49%	200V	7.0Ω	14	C, P
							20	PJ
HV9103	10V	120V	±1%	99%	200V	7.0Ω	14	C, P
							20	PJ
HV9105	10V	120V	±2%	49%	200V	5.0Ω	14	P
							20	PJ
HV9106	12V	450V	±2%	49%	600V	20Ω	16	P
							20	PJ
HV9108	10V	120V	±2%	99%	200V	5.0Ω	14	P
							20	PJ
HV9109	12V	450V	±2%	99%	600V	20Ω	16	P
							20	PJ

Add package suffix for complete part number, e.g., HV9100P is HV9100 in plastic DIP package.

High-Voltage Switchmode PWM Controllers

Device Number	$+V_{IN}$ min	$+V_{IN}$ max	Feedback Voltage max	Duty Cycle max	Package Pins	Package Options[1]
HV9110	10V	120V	±1%	49%	14	C, P, NG, X
					20	PJ
HV9111	10V	120V	±10%	49%	14	C, P, NG, X
					20	PJ
HV9112	9V	80V	±2%	49%	14	C, P, NG, X
					20	PJ
HV9113	10V	120V	±1%	99%	14	C, P, NG, X
					20	PJ
HV9114[2]	11V	200V	±1.5%	49%	14	C, P, PJ, X
HV9120	10V	450V	±2%	49%	16	C, P, X
					20	PJ
HV9123	10V	450V	±2%	99%	16	C, P, X
					20	PJ

Add package suffix for complete part number, e.g., HV9110P is HV9110 in TO-92 package.

Notes:
1. Package options are defined on page 16-1.
2. Consult factory for availability.

Supertex inc.

DMOS FETs Cross Reference*

Industry Part Number	Supertex Part Number	Industry Part Number	Supertex Part Number	Industry Part Number	Supertex Part Number	Industry Part Number	Supertex Part Number
2N6659	2N6659	AN0110NA	AN0116NA	BST72	VN1310N3	IRF713	VN0335N5
2N6660	2N6660	AN0120NA	AN0120NA	BST72A	VN1310N2	IRF720	VN0340N5
2N6661	2N6661	AN0130NA	AN0130NA	BST74	TN0620N3	IRF721	VN0335N5
2N6759	VN0335N1	AN0140NA	AN0140NA	BST74A	TN0620N3	IRF722	VN0340N5
2N6761	VN0345N1	AP0120NA	AP0120NA	BST76	TN0620N3	IRF723	VN0335N5
2N6781	VN2206N2	AP0130NA	AP0130NA	BST76A	TN0620N3	IRF732	VN0340N5
2N6782	VN2210N2	AP0140NA	AP0140NA	BST80	TN2510N8	IRF733	VN0335N5
2N7000	2N7000	BS107	TN0520N3	BST82	VN2110K1	IRF820	VN0350N5
2N7001	TN2124K1	BS107P	VN0120N3	BST84	TN2524N8	IRF821	VN0345N5
2N7002	2N7002	BS170	VN0106N3	BST86	TN2524N8	IRF822	VN0350N5
2N7007	2N7007	BS170F	VN2110K1	BUZ40	VN0350N5	IRF823	VN0345N5
2N7008	2N7008	BS170P	VN0106N3	BUZ42	VN0350N5	IRF832	VN0350N5
2N7009	VN0550N3	BS229	TN0624N3	BUZ43	VN0350N1	IRF833	VN0345N5
2N7010	VN2206N3	BS250	VP2106N3	BUZ46	VN0350N1	IRFF110	VN2210N2
2N7011	VN2206N3	BS250F	VP2110K1	BUZ60B	VN0340N5	IRFF111	VN2206N2
2SJ117	VP0340N5	BS250P	VP0106N3	BUZ63B	VN0340N1	IRFF112	VN2210N2
2SJ76	VP0116N5	BSN20	TN2106K1	BUZ74	VN0350N5	IRFF113	VN2206N2
2SJ77	TP0616N5	BSR78	TP0604N3	BUZ74A	VN0350N5	IRFF120	VN2210N2
2SJ79	VP0120N5	BSS84	TP2105K1	BUZ76	VN0340N5	IRFF121	VN2206N2
2SJ79K	VP0120N5	BSS100	TN0610N3	BUZ76A	VN0340N5	IRFF122	VN2210N2
2SK196H	VN0116N2	BSS101	TN0524N3	D80AK2	TN0606N3	IRFF123	VN2206N2
2SK213	TN0620N5	BSS110	VP0106N3	D80AL2	TN0610N3	IRFF130	VN2210N2
2SK214	TN0620N5	BSS119	VN2110K1	D80AM2	TN0620N3	IRFF131	VN2206N2
2SK215	TN0620N5	BSS123	BSS123	D80AN2	TN0620N3	IRFF132	VN2210N2
2SK216	TN0620N5	BSS124	TN0640N3	D84BQ1	VN0335N5	IRFF133	VN2210N2
2SK216K	TN0620N5	BSS125	VN0660N3	D84BQ2	VN0340N5	IRFF210	VN2220N2
2SK259	VN0335N1	BSS131	TN2124K1	D84CQ1	VN0335N5	IRFF211	VN2220N2
2SK260	VN0340N1	BSS135	VN0660N3	D84CQ2	VN0340N5	IRFF212	VN2220N2
2SK296	VN0335N5	BSS138	TN2106K1	D84CR1	VN0345N5	IRFF213	VN2220N2
2SK298	VN0340N1	BSS145	VN2110K1	D84CR2	VN0350N5	IRFF220	VN2220N2
2SK302	TN0104N8	BSS149	TN0624N3	IRF320	VN0340N1	IRFF221	VN2220N2
2SK310	VN0340N5	BSS192	TP2520N8	IRF321	VN0335N1	IRFF222	VN2220N2
2SK311	VN0345N5	BSS229	TN0624N3	IRF322	VN0340N1	IRFF223	VN2220N2
2SK319	VN0340N5	BSS250	VP0106N3	IRF323	VN0335N1	IRFF232	VN2220N2
2SK382	VN0350N5	BSS295	VN2206N3	IRF332	VN0340N1	IRFF233	VN2220N2
2SK402	VN0340N1	BSS296	VN2210N3	IRF333	VN0335N1	IRFF310	VN0340N2
2SK408	TN0620N5	BSS297	TN0620N3	IRF420	VN0350N1	IRFF311	VN0335N2
2SK409	TN0620N5	BSS87	TN2524N8	IRF421	VN0345N1	IRFF312	VN0340N2
2SK411	VN0360N1	BSS88	TN0624N3	IRF422	VN0350N1	IRFF313	VN0335N2
2SK441	VN0650N2	BSS89	TN0620N3	IRF423	VN0345N1	IRFF320	VN0340N2
2SK680	TN0104N8	BSS92	TP0620N3	IRF432	VN0350N1	IRFF321	VN0335N2
AM0610LL	TN0624N3	BSS98	VN0106N3	IRF433	VN0345N1	IRFF322	VN0340N2
AM10LM	VN0106N3	BST120	TP0104N8	IRF710	VN0340N5	IRFF323	VN0335N2
AM2222LL	VN0106N3	BST122	TP0104N8	IRF711	VN0335N5	IRFF332	VN0340N2
AM2222LM	VN0106N3	BST70A	VN0109N3	IRF712	VN0340N5	IRFF333	VN0335N2

*The Supertex devices are a "form, fit, and function" replacement for the industry standard part types, but subtle differences in characteristics and/or specifications may exist.

Industry Part Number	Supertex Part Number	Industry Part Number	Supertex Part Number	Industry Part Number	Supertex Part Number	Industry Part Number	Supertex Part Number
IRFF420	VN0350N2	MXF930	TN0104N8	SD1104BD	TN0610N3	SD2107HD	TP0610N2
IRFF421	VN0345N2	MXF960	TN0104N8	SD1104DD	VN0109N9	SD2204BD	VP0540N3
IRFF422	VN0350N2	MXF990	TN2524N8	SD1104HD	TN0610N2	SD2204CHP	VP0540ND
IRFF423	VN0345N2	ND2012L	DN2530N3	SD1105BD	TN0610N3	SD3300BD	VN2210N3
IRFG9113	TP0606N7	ND2020L	DN2530N3	SD1105DD	VN0109N9	SD3300CHP	VN2210ND
IRFS1Z0	TN2524N8	ND2406L	DN2624N3	SD1105HD	TN0610N2	SD3300HD	TN0610N2
IRFS1Z3	TN0104N8	ND2410L	DN2530N3	SD1106AD	VN0106N3	SD3301BD	TN0604N3
MFE350	VN0535N2	PM1001L	TN0610N3	SD1106CHP	VN0106ND	SD3301CHP	VN2206ND
MFE500	VN0550N2	PM1002L	TN0610N3	SD1106DD	VN0106N9	SD3301HD	TN0604N2
MFE910	VN10KN9	PM1201L	TN0620N3	SD1107BD	TN0110N3	SD5101N	VN1304N6
MFE9200	VN2406L	PM503L	TN0606N3	SD1107CHP	TN0110ND	SGSP531	VN0340N1
MFE930	TN0604N2	PM506L	TN0606N3	SD1107DD	VN0109N9	SN0120NA	AN0120NA
MFE960	TN0606N2	PM601L	VN0106N3	SD1107HD	TN0110N2	SN0120NB	AN0120NB
MFE990	TN0610N2	PM602L	TN0606N3	SD1107N	VQ1000N6	SN0130NA	AN0130NA
MFQ1000C	TN0606N7	PM603L	TN0606N3	SD1112BD	TN0620N3	SN0130NB	AN0130NB
MFQ170P	TN0606N6	PM606L	TN0606N3	SD1112HD	TN0620N2	SN0140NA	AN0140NA
MFQ6660C	TN0606N7	PM801L	VN0109N3	SD1113BD	TN0520N3	SN0140NB	AN0140NB
MFQ6660P	TN0606N6	PM802L	TN0610N3	SD1113CHP	TN0520ND	SN7000	2N7000
MFQ6661P	VQ1006J	PMBF107	TN2124K1	SD1113HD	TN0520N2	SP0610L	VP0106N3
MPF480	VN1310N3	RFL1N08	TN0610N2	SD1114BD	VN0109N3	SP0610T	TP0610T
MPF481	VN1310N3	RFL1N10	TN0610N2	SD1114DD	VN0109N9	TD9944	TD9944TG
MPF500	VN0550N3	RFL1N12	VN2220N2	SD1114HD	VN0109N2	TN0106N3	TN0106N3
MPF6659	TN0604N3	RFL1N15	VN2220N2	SD1115BD	VN0109N3	TN0106ND	TN0106ND
MPF6660	TN0606N3	RFL1N18	VN2220N2	SD1115DD	VN0109N9	TN0110N3	TN0110N3
MPF6661	TN0610N3	RFL1N20	VN2220N2	SD1115HD	VN0109N2	TN0110ND	TN0110ND
MPF910	VN0106N3	RFL1P08	TP0610N2	SD1117BD	TN0606N3	TN0201L	TN0602N3
MPF9200	TN0620N3	RFL1P10	TP0610N2	SD1117DD	VN0106N9	TN0401L	TN0604N3
MPF930	TN0604N3	RFL2N05	VN2206N2	SD1117HD	TN0606N2	TN0601L	TN0606N3
MPF960	TN0606N3	RFL2N06	VN2206N2	SD1117N	VQ1001J	TN1206L	TN0620N3
MPF990	TN0610N3	RFM3N45	VN0345N1	SD1122BD	TN0520N3	TP0202T	TP2105K1
MTM2N45	VN0345N1	RFM3N50	VN0350N1	SD1122CHP	TN0520ND	TP0610L	TP0606N3
MTM2N50	VN0350N1	RFM4N35	VN0335N1	SD1124BD	VN0106N3	TP0610T	TP0610T
MTM2P45	VP0345N1	RFM4N40	VN0340N1	SD1127BD	VN0106N3	TP1220L	TP0616N3
MTM2P50	VP0350N1	RFP1N35	VN0635N5	SD1127CHP	VN0106ND	TP2010L	TP0620N3
MTM3N35	VN0335N1	RFP1N40	VN0640N5	SD1137BD	TN0606N3	TP2020L	TP0620N3
MTM3N40	VN0340N1	RFP2N08	TN0610N5	SD1137CHP	TN0606ND	TP2410L	TP2535N3
MTP1N45	VN0645N5	RFP2P08	TP0610N5	SD1200CHP	VN0545ND	TQ3001J	TQ3001P
MTP1N50	VN0350N5	RFP2P10	TP0610N5	SD1201BD	VN0540N3	TQ3001NG	TQ3001N7
MTP1N55	VN0355N5	RFP3N45	VN0345N5	SD1201CHP	VN0540ND	TZ400BD	VN0104N3
MTP1N60	VN0360N5	RFP3N50	VN0350N5	SD1202BD	TN0520N3	TZ402BD	VN1304N3
MTP2N35	VN0335N5	RFP4N35	VN0335N5	SD1202CHP	TN0520ND	TZ403BD	VN1304N3
MTP2N40	VN0340N5	RFP4N40	VN0340N5	SD1500BD	VN0660N3	TZ404BD	VN1304N3
MTP2N45	VN0345N5	SD1100CHP	VN0545ND	SD1500CHP	VN0660ND	TZ404CY	TN0104N8
MTP2N50	VN0350N5	SD1100HD	VN0545N2	SD1501BD	VN0655N3	UFNF433	VN0345N2
MTP2P45	VP0345N5	SD1101BD	VN0640N3	SD1501CHP	VN0660ND	VN01000D	VN1210N5
MTP2P50	VP0350N5	SD1101CHP	VN0540ND	SD204CHP	VN2106ND	VN0104N3	VN0104N3
MTP3N35	VN0335N1	SD1101HD	VN0640N2	SD204HD	VN0104N3	VN0104ND	VN0104ND
MTP3N40	VN0340N5	SD1102BD	VN0635N3	SD2107BD	VP0109N3	VN0106N3	VN0106N3
MXF350	TN2524N8	SD1102CHP	VN0635ND	SD2107CHP	TP0610ND	VN0106ND	VN0106ND
MXF500	TN2524N8	SD1102HD	VN0635N2	SD2107DD	VP0109N9	VN0109N3	VN0109N3

*The Supertex devices are a "form, fit, and function" replacement for the industry standard part types, but subtle differences in characteristics and/or specifications may exist.

Industry Part Number	Supertex Part Number	Industry Part Number	Supertex Part Number	Industry Part Number	Supertex Part Number	Industry Part Number	Supertex Part Number
VN0109ND	VN0109ND	VN4012L	VN4012L	VP1008L	VP1008L	ZVN01A2B	TN0602N2
VN0300D	VN0300D	VN40AD	VN0104N5	VP1008M	TP0610N3	ZVN01A2L	VN0300D
VN0300L	VN0300L	VN4502A	VN0345N1	VQ1000J	VQ1000N6	ZVN01A3B	TN0604N2
VN0300M	VN0300L	VN4502D	VN0345N5	VQ1000P	VQ1000N7	ZVN01A3L	TN0606N5
VN0603T	TN2106K1	VN46AD	VN0104N5	VQ1001J	TN0606N6	ZVN0204B	TN0104N2
VN0605T	VN2110K1	VN5002A	VN0350N1	VQ1001P	VQ1001P	ZVN0204L	TN0606N5
VN0606M	VN0606LL	VN5002D	VN0350N5	VQ1004J	VQ1004J	ZVN0206B	TN0606N2
VN0610L	VN0610LL	VN6035L	VN6035L	VQ1004P	VQ1004P	ZVN0206L	TN0606N5
VN0610LL	VN0610LL	VN66AD	VN0106N5	VQ2000J	TP0606N6	ZVN0208B	TN0610N2
VN0808M	VN0808L	VN66AK	VN0106N2	VQ2000P	VQ2006P	ZVN0208L	TN0610N5
VN10KE	VN0106N9	VN67AA	VN0106N5	VQ2001J	TP0604N6	ZVN0209B	TN0610N2
VN10KM	VN10KN3	VN67AB	VN0106N2	VQ2001P	VQ2001P	ZVN0209L	TN0610N5
VN10KMA	VN10KN3	VN67ABA	VN0106N2	VQ2004J	TP0606N6	ZVN0210B	TN0610N2
VN10KN3	VN10KN3	VN67AD	VN0106N5	VQ2004P	VQ2006P	ZVN0210L	TN0610N5
VN10LE	VN0106N9	VN67AK	VN0106N2	VQ2006J	TP0606N6	ZVN0214B	TN0620N2
VN10LM	VN10KN3	VN88AD	VN0109N5	VQ2006P	VQ2006P	ZVN0216B	TN0620N2
VN10LP	VN1306N3	VN89ABA	VN0109N2	VQ3001J	VQ3001N6	ZVN0216L	TN0620N5
VN1206B	VN1206B	VN89AD	VN0109N5	VQ3001P	VQ3001N7	ZVN0220B	TN0620N2
VN1206D	VN1206D	VN90AB	VN0109N2	VQ7254J	VQ7254N6	ZVN0220L	TN0620N5
VN1206L	VN1206L	VN90ABA	VN0109N2	VQ7254P	VQ7254N7	ZVN02A2B	TN0602N2
VN1206M	VN1206L	VN98AK	VN0109N2	ZVC2106E	VC0106N6	ZVN02A2L	VN0300D
VN1210L	VN1210L	VN99AB	VN0109N2	ZVN0104A	VN0104N3	ZVN02A3B	TN0604N2
VN1210M	VN1210L	VN99AK	VN0109N2	ZVN0104B	VN0104N2	ZVN02A3L	VN0300D
VN1216B	VN2216N2	VNC010B	VN2206N2	ZVN0104L	VN0104N5	ZVN0330B	VN0335N2
VN1706B	VN1706B	VNC011B	VN2206N2	ZVN0106A	VN0106N3	ZVN0330L	VN0335N5
VN1706D	VN1706D	VND010B	VN2210N2	ZVN0106B	VN0106N2	ZVN0330M	VN0335N1
VN1706L	VN1706L	VND011B	VN2210N2	ZVN0106L	VN0106N5	ZVN0335B	VN0335N2
VN1706M	VN1706L	VNE010B	VN2210N2	ZVN0108A	VN0109N3	ZVN0335L	VN0335N5
VN1710L	VN1710L	VNE011B	VN2210N2	ZVN0108B	VN0109N2	ZVN0335M	VN0335N1
VN1710M	VN1710L	VP0104N3	VP0104N3	ZVN0108L	VN0109N5	ZVN0340B	VN0340N2
VN2010L	VN2010L	VP0104ND	VP0104ND	ZVN0109A	VN0109N3	ZVN0340L	VN0340N5
VN2222KM	VN2222LL	VP0106N3	VP0106N3	ZVN0109B	VN0109N2	ZVN0340M	VN0340N1
VN2222L	VN2222LL	VP0106ND	VP0106ND	ZVN0109L	VN0109N5	ZVN0345B	VN0345N2
VN2222LL	VN2222LL	VP0109N3	VP0109N3	ZVN0110A	VN1310N3	ZVN0345L	VN0345N5
VN2222LM	VN2222LL	VP0109ND	VP0109ND	ZVN0110B	VN1310N2	ZVN0345M	VN0345N1
VN2406B	VN2406B	VP0300B	VP0300B	ZVN0110L	TN0610N5	ZVN0350L	VN0350N5
VN2406D	VN2406D	VP0300L	VP0300L	ZVN0114A	TN0620N3	ZVN0350M	VN0350N1
VN2406L	VN2406L	VP0300M	VP0300L	ZVN0114B	TN0620N2	ZVN0355B	VN0355N2
VN2406M	VN2406L	VP0535N3	VP0535N3	ZVN0114L	TN0620N5	ZVN0355L	VN0355N5
VN2410L	VN2410L	VP0535ND	VP0535ND	ZVN0116A	VN0116N3	ZVN0355M	VN0355N1
VN2410M	VN2410L	VP0540L	VP0640N5	ZVN0116B	VN0116N2	ZVN0360B	VN0360N2
VN3012L	VN3012L	VP0540N3	VP0540N3	ZVN0116L	VN0116N5	ZVN0360L	VN0360N5
VN30ABA	VN0104N2	VP0540ND	VP0540ND	ZVN0117TA	TN0520N3	ZVN0360M	VN0360N1
VN3501A	VN0335N1	VP0610L	VP0106N3	ZVN0120A	VN0120N3	ZVN0450M	VN0350N1
VN3501D	VN0335N5	VP0610T	TP0610T	ZVN0120B	VN0120N2	ZVN0530A	VN0535N3
VN3515L	VN3515L	VP0614L	VP0106N3	ZVN0120L	VN0120N5	ZVN0530B	VN0535N2
VN35AB	TN0606N2	VP0808B	VP0808B	ZVN0124A	TN0524N3	ZVN0535A	VN0535N3
VN35AK	TN0606N2	VP0808L	VP0808L	ZVN0124B	TN0524N2	ZVN0535B	VN0635N2
VN4001A	VN0340N1	VP0808M	VP0808L	ZVN0124L	TN0624N5	ZVN0535L	VN0635N5
VN4001D	VN0340N5	VP1008B	TP0610N2	ZVN01A2A	TN0102N3	ZVN0540A	VN0540N3

*The Supertex devices are a "form, fit, and function" replacement for the industry standard part types, but subtle differences in characteristics and/or specifications may exist.

Industry Part Number	Supertex Part Number	Industry Part Number	Supertex Part Number	Industry Part Number	Supertex Part Number	Industry Part Number	Supertex Part Number
ZVN0540B	VN0540N2	ZVN1314A	VN0116N3	ZVN3320F	TN2124K1	ZVP2206B	VP1206N2
ZVN0540L	VN0640N5	ZVN1314B	VN0116N2	ZVN4106F	TN2106K1	ZVP2206L	VP1206N5
ZVN0545A	VN0545N3	ZVN1316A	VN1316N3	ZVN4206A	TN0606N3	ZVP2210B	VP2210N2
ZVN0545B	VN0545N2	ZVN1316B	VN1316N2	ZVN4206E	TN0606N6	ZVP2220B	TP0620N2
ZVN0545L	VN0645N5	ZVN1320A	VN1320N3	ZVNL120A	TN0520N3	ZVP2220L	TP0620N5
ZVN1104B	TN0604N2	ZVN1320B	VN1320N2	ZVNL535A	TN0535N3	ZVP3306A	VP2106N3
ZVN1106B	VN2206N2	ZVN1404A	VN1304N3	ZVP0104A	VP0104N3	ZVP3306B	VP0106N2
ZVN1108B	VN2210N2	ZVN1404B	VN1304N2	ZVP0104B	VP0104N2	ZVP3306E	VP0106N6
ZVN1109B	VN2210N2	ZVN1406A	VN1306N3	ZVP0104L	VP0104N5	ZVP3306F	VP2110K1
ZVN1110B	TN0610N2	ZVN1406B	VN1306N2	ZVP0106A	VP0106N3	ZVP3310A	VP1310N3
ZVN1110L	TN0610N5	ZVN1408A	VN1310N3	ZVP0106B	VP0106N2	ZVP3310B	VP1310N2
ZVN1114B	VN2220N2	ZVN1408B	VN1310N2	ZVP0106L	VP0106N5	ZVP3310F	VP2110K1
ZVN1114L	VN2220N5	ZVN1409A	VN1310N3	ZVP0108A	VP0109N3	ZVP4105A	TP2105N3
ZVN1116B	VN2216N2	ZVN1409B	VN1310N2	ZVP0108B	VP0109N2		
ZVN1116L	TN0620N5	ZVN1410A	VN1310N3	ZVP0108L	VP0109N5		
ZVN1120B	VN2220N2	ZVN1410B	VN1310N2	ZVP0109A	VP0109N3		
ZVN1130B	VN0335N2	ZVN1414A	VN0116N3	ZVP0109B	VP0109N2		
ZVN1130L	VN0335N5	ZVN1414B	VN0116N2	ZVP0109L	VP0109N5		
ZVN1130M	VN0335N1	ZVN1416A	VN0116N3	ZVP0110A	VP0109N3		
ZVN1135B	VN0335N2	ZVN1416B	VN1316N2	ZVP0110B	VP0109N2		
ZVN1135L	VN0335N5	ZVN1420A	VN0120N3	ZVP0110L	VP0109N5		
ZVN1135M	VN0335N1	ZVN1420B	VN0120N2	ZVP0120A	VP0120N3		
ZVN1140B	VN0340N2	ZVN2106A	TN0606N3	ZVP0120B	VP0120N2		
ZVN1140L	VN0340N5	ZVN2106B	TN0606N2	ZVP0120L	VP0120N5		
ZVN1140M	VN0340N1	ZVN2106L	TN0606N5	ZVP0204A	TP0606N3		
ZVN1145B	VN0345N2	ZVN2110A	VN2110N3	ZVP0204B	TP0606N2		
ZVN1145L	VN0345N5	ZVN2110B	TN0610N2	ZVP0206A	TP0606N3		
ZVN1145M	VN0345N1	ZVN2110E	VN0106N6	ZVP0206B	TP0606N2		
ZVN11A2B	VN1204N2	ZVN2110L	TN0610N5	ZVP0208A	TP0610N3		
ZVN11A2L	VN1204N5	ZVN2120A	TN0520N3	ZVP0208B	TP0610N2		
ZVN11A3B	VN1204N2	ZVN2120B	TN0520N2	ZVP0535A	VP0535N3		
ZVN1204B	VN2204N2	ZVN2120CSM	TN2524N8	ZVP0535B	VP0535N2		
ZVN1206B	VN2206N2	ZVN2120L	VN0120N5	ZVP0535L	VP0635N5		
ZVN1208B	VN2210N2	ZVN2206B	VN2206N2	ZVP0540A	VP0540N3		
ZVN1209B	VN2210N2	ZVN2210B	VN2210N2	ZVP0540B	VP0540N2		
ZVN1210B	VN2210N2	ZVN2220B	VN2220N2	ZVP0545A	VP0545N3		
ZVN1214B	VN2220N2	ZVN2224B	TN0624N2	ZVP0545B	VP0545N2		
ZVN1220B	VN2220N2	ZVN2224L	TN0624N5	ZVP0545L	VP0645N5		
ZVN12A2B	VN2204N2	ZVN2535A	VN0535N3	ZVP1320A	VP0535N3		
ZVN12A3B	VN2204N2	ZVN2535B	VN0535N2	ZVP1320B	VP0535N2		
ZVN1304A	VN1304N3	ZVN2535L	VN0535N5	ZVP2106A	TP0606N3		
ZVN1304B	VN1304N2	ZVN3306A	TN2106N3	ZVP2106B	TP0606N2		
ZVN1306A	VN1306N3	ZVN3306B	VN0106N2	ZVP2106E	TP0606N6		
ZVN1306B	VN1306N2	ZVN3306E	VN0106N6	ZVP2106L	TP0606N5		
ZVN1308A	VN1310N3	ZVN3306F	VN2110K1	ZVP2110A	VP0109N3		
ZVN1308B	VN1310N2	ZVN3310A	VN1310N3	ZVP2110B	VP0109N2		
ZVN1309A	VN1310N3	ZVN3310B	VN1310N2	ZVP2110L	TP0610N5		
ZVN1309B	VN1310N2	ZVN3310F	VN2110K1	ZVP2120A	VP0120N3		
ZVN1310A	VN1310N3	ZVN3320A	TN0520N3	ZVP2120B	VP0120N2		
ZVN1310B	VN1310N2	ZVN3320B	TN0520N2	ZVP2120L	VP0120N5		

*The Supertex devices are a "form, fit, and function" replacement for the industry standard part types, but subtle differences in characteristics and/or specifications may exist.

Chapter 7 – N- and P-Channel Low Threshold MOSFETs

P-Channel Enhancement-Mode Lateral MOSFET

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	$V_{GS(th)}$ (max)	Order Number / Package		
				TO-92	SO-8	Dice
-16.5V	1.5Ω	-1.25A	-1.0V	LP0701N3	LP0701LG	LP0701ND

Features

- ☐ Ultra low threshold
- ☐ High input impedance
- ☐ Low input capacitance
- ☐ Fast switching speeds
- ☐ Low on resistance
- ☐ Freedom from secondary breakdown
- ☐ Low input and output leakage
- ☐ Complementary N- and P-channel devices

Advanced MOS Technology

These enhancement-mode (normally-off) transistors utilize a lateral MOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and negative temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown. The low threshold voltage and low on-resistance characteristics are ideally suited for hand held battery operated applications.

Applications

- ☐ Logic level interface
- ☐ Solid state relays
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Analog switch
- ☐ General purpose line driver

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 10V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

*Distance of 1.6 mm from case for 10 seconds.

Package Options



TO-92



SO-8

Note: See package outline section for dimensions.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)*	Power Dissipation @ T_C = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}	I_{DRM}*
TO-92	-0.5A	-1.25A	1W	125	170	-0.5A	-1.25A
SO-8	-0.7A	-1.25A	1.5W†	83	104†	-0.7A	-1.25A

* I_D (continuous) is limited by max rated T_j.

† Mounted on FR4 board, 25mm x 25mm x 1.57mm.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	-16.5			V	V_{GS} = 0, I_D = -1mA
$V_{GS(th)}$	Gate Threshold Voltage	-0.5	-0.7	-1.0	V	V_{GS} = V_{DS}, I_D = -1mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-4.0	mV/°C	V_{GS} = V_{DS}, I_D = -1mA
I_{GSS}	Gate Body Leakage			-100	nA	V_{GS} = ±10V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current			-100	nA	V_{DS} = -15V, V_{GS} = 0V
				-1.0	mA	V_{DS} = 0.8 Max Rating, V_{GS} = 0V, TA = 125°C
$I_{D(ON)}$	ON-State Drain Current		-0.4		A	V_{GS} = V_{DS} = -2V
		-0.6	-1.0			V_{GS} = V_{DS} = -3V
		-1.25	-2.3		A	V_{GS} = V_{DS} = -5V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance		2.0	4.0	Ω	V_{GS} = -2V, I_D = -50mA
			1.7	2.0		V_{GS} = -3V, I_D = -150mA
			1.3	1.5		V_{GS} = -5V, I_D = -300mA
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with temperature			0.75	%/°C	V_{GS} = -5V, I_D = -300mA
G_{FS}	Forward Transconductance	500	700		m℧	V_{DS} = -15V, I_D = -1A
C_{ISS}	Input Capacitance		120	250	pF	V_{GS} = 0V, V_{DS} = -15V, f = 1MHz
C_{OSS}	Common Source Output Capacitance		100	125		
C_{RSS}	Reverse Transfer Capacitance		40	60		
$t_{d(ON)}$	Turn-ON Delay Time			20	ns	V_{DD} =-15V, I_D = -1.25A, R_{GEN} = 25Ω
t_r	Rise Time			20		
$t_{d(OFF)}$	Turn-OFF Delay Time			30		
t_f	Fall Time			30		
V_{SD}	Diode Forward Voltage Drop		-1.2	-1.5	V	V_{GS} = 0V, I_{SD} = -500mA

Note 1: All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
Note 2: All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



V$_{(th)}$ and R$_{DS}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



P-Channel Enhancement-Mode Lateral MOSFET

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	$V_{GS(th)}$ (max)	Order Number / Package	
				TO-236AB*	Dice
-16.5V	12.0Ω	-200mA	-1.0V	LP0801K1	LP0801ND

*Same as SOT-23. All units shipped on 3,000 piece carrier tape reels.

Product marking for SOT-23:

P8U✳

where ✳ = 2-week alpha date code

Features

- ☐ Ultra low threshold
- ☐ High input impedance
- ☐ Low input capacitance
- ☐ Fast switching speeds
- ☐ Low on resistance
- ☐ Freedom from secondary breakdown
- ☐ Low input and output leakage

Advanced MOS Technology

These enhancement-mode (normally-off) transistors utilize a lateral MOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and negative temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown. The low threshold voltage and low on-resistance characteristics are ideally suited for hand held battery operated applications.

Applications

- ☐ Logic level interface
- ☐ Solid state relays
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Analog switch
- ☐ General purpose line driver

Package Options



TO-236AB

(SOT-23)

Note: See package outline section for dimensions.

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 16.5V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

*Distance of 1.6 mm from case for 10 seconds.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)*	Power Dissipation @ T_A = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}	I_{DRM}*
SOT-23	-100mA	-250mA	0.36W	200	350	-100mA	-250mA

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	-16.5			V	V_{GS} = 0, I_D = -1mA
$V_{GS(th)}$	Gate Threshold Voltage	-0.5		-1.0	V	V_{GS} = V_{DS}, I_D = -1.0mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-4.0	mV/°C	V_{GS} = V_{DS}, I_D = -1.0mA
I_{GSS}	Gate Body Leakage			-100	nA	V_{GS} = ±15V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current			-100	nA	V_{GS} = 0V, V_{DS} = Max Rating
				-1.0	mA	V_{DS} = 0.8 Max Rating, V_{GS} = 0V, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current	-200			mA	V_{GS} = -5.0, V_{DS} = -15V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			50	Ω	V_{GS} = -1.2V, I_D = -2.0mA
				12		V_{GS} = -3V, I_D = -50mA
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with temperature			1.1	%/°C	V_{GS} = -3.0V, I_D = -50mA
G_{FS}	Forward Transconductance	100			m℧	I_D = -150mA, V_{DS} = -10V
C_{ISS}	Input Capacitance			70	pF	V_{GS} = 0V, V_{DS} = -15V, f = 1.0MHz
C_{OSS}	Common Source Output Capacitance			35		
C_{RSS}	Reverse Transfer Capacitance			17		
$t_{d(ON)}$	Turn-ON Delay Time			20	ns	V_{DD} =-15V, I_D = -100mA, R_{GEN} = 25Ω
t_r	Rise Time			20		
$t_{d(OFF)}$	Turn-OFF Delay Time			30		
t_f	Fall Time			30		
V_{SD}	Diode Forward Voltage Drop			-1.8	V	V_{GS} = 0V, I_{SD} = -200mA

Note 1: All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
Note 2: All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Dual N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$V_{GS(th)}$ (max)	$I_{D(ON)}$ (min)	Order Number/Package SO-8
240V	6Ω	2.0V	1.0A	TD9944TG

Features

- ☐ Dual N-channel devices
- ☐ Low threshold — 2.0V max.
- ☐ High input impedance
- ☐ Low input capacitance — 125 pF max.
- ☐ Fast switching speeds
- ☐ Low on resistance
- ☐ Free from secondary breakdown
- ☐ Low input and output leakage

Low Threshold DMOS Technology

These dual low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Applications

- ☐ Logic level interface – ideal for TTL and CMOS
- ☐ Solid state relays
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Analog switches
- ☐ General purpose line driver
- ☐ Telecom switches

Pin Configuration



SO-8

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Electrical Characteristics (each device, @ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	240			V	V_{GS} = 0, I_D = 2mA
$V_{GS(th)}$	Gate Threshold Voltage	0.6		2.0	V	V_{GS} = V_{DS}, I_D= 1mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-5.0	mV/°C	V_{GS} = V_{DS}, I_D= 1mA
I_{GSS}	Gate Body Leakage			100	nA	V_{GS} = ± 20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current			10	µA	V_{GS} = 0, V_{DS} = Max Rating
				1.0	mA	V_{GS} = 0, V_{DS} = 0.8 Max Rating T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current	0.5	1.9		A	V_{GS} = 4.5V, V_{DS} = 25V
		1.0	2.8			V_{GS} = 10V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance		4.0	6.0	Ω	V_{GS} = 4.5V, I_D = 250mA
			4.0	6.0		V_{GS} = 10V, I_D = 0.5A
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			1.4	%/°C	V_{GS} = 10V, I_D = 0.5A
G_{FS}	Forward Transconductance	300	600		m℧	V_{DS} = 25V, I_D = 0.5A
C_{ISS}	Input Capacitance		65	125	pF	V_{GS} = 0, V_{DS} = 25V f = 1 MHz
C_{OSS}	Common Source Output Capacitance		35	70		
C_{RSS}	Reverse Transfer Capacitance		10	25		
$t_{d(ON)}$	Turn-ON Delay Time			10	ns	V_{DD} = 25V, I_D = 1.0A, R_{GEN} = 25Ω
t_r	Rise Time			10		
$t_{d(OFF)}$	Turn-OFF Delay Time			20		
t_f	Fall Time			20		
V_{SD}	Diode Forward Voltage Drop			1.8	V	V_{GS} = 0, I_{SD} = 1.0A
t_{rr}	Reverse Recovery Time		300		ns	V_{GS} = 0, I_{SD} = 1.0A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



BV_{DSS} Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



$V_{(th)}$ and R_{DS} Variation with Temperature



Typical Performance Curves

Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



Transconductance vs. Drain Current



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$V_{GS(th)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package			
				TO-39	TO-92	TO-243AA*	DICE†
20V	1.8Ω	1.6V	2.0A	TN0102N2	TN0102N3	—	TN0102ND
40V	1.8Ω	1.6V	2.0A	TN0104N2	TN0104N3	—	TN0104ND
40V	2.0Ω	1.6V	2.0A	—	—	TN0104N8	—

* Same as SOT-89. For carrier tape reels specify P023 for 1,000 units or P024 for 2,000 units.
† MIL visual screening available

Features

- ☐ Low threshold —1.6V max.
- ☐ High input impedance
- ☐ Low input capacitance
- ☐ Fast switching speeds
- ☐ Low on resistance
- ☐ Free from secondary breakdown
- ☐ Low input and output leakage
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Logic level interface – ideal for TTL and CMOS
- ☐ Solid state relays
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Analog switches
- ☐ General purpose line driver
- ☐ Telecom switches

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* For TO-39 and TO-92, distance of 1.6 mm from case for 10 seconds.

Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options

TO-243AA
(SOT-89)



TO-39



TO-92

Note: See package outline section for discrete pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}*	I_{DRM}
TO-39	1.25A	2.90A	3.5W	35	125	1.25A	2.90A
TO-92	0.80A	2.40A	1.0W	125	170	0.80A	2.40A
TO-243AA	1.40A	2.90A	1.6W†	15	78†	1.40A	2.90A

* I_D (continuous) is limited by max rated T_j.
† Mounted on FR5 Board, 25mm x 25mm x 1.57mm. Signficant P_D increase possible on ceramic substrate.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	TN0104	40			V	V_{GS}= 0, I_D = 1.0mA
		TN0102	20				
$V_{GS(th)}$	Gate Threshold Voltage		0.6		1.6	V	V_{GS} = V_{DS}, I_D = 500µA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-3.8	-5.0	mV/°C	V_{GS} = V_{DS}, I_D = 1.0mA
I_{GSS}	Gate Body Leakage			0.1	100	nA	V_{GS} = ±20V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current				1	µA	V_{GS} =0, V_{DS} = Max Rating
					100	µA	V_{GS} = 0, V_{DS} = 0.8 Max Rating T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current			0.35		A	V_{GS} = 3V, V_{DS} = 20V
			0.5	1.1			V_{GS} = 5V, V_{DS} = 20V
			2.0	2.6			V_{GS} = 10V, V_{DS} = 20V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance	All Packages		5.0		Ω	V_{GS} = 3V, I_D = 50mA
				2.3	2.5		V_{GS} = 5V, I_D = 250mA
		TO-39, TO-92		1.5	1.8		V_{GS} = 10V, I_D = 1A
		TO-243AA			2.0		V_{GS} = 10V, I_D = 1A
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			0.7	1.0	%/°C	V_{GS} =10V, I_D = 1A,
G_{FS}	Forward Transconductance		0.34	0.45		℧	V_{DS} = 20V, I_D = 0.5A
C_{ISS}	Input Capacitance				70	pF	V_{GS} = 0, V_{DS} = 20V f = 1 MHz
C_{OSS}	Common Source Output Capacitance				50		
C_{RSS}	Reverse Transfer Capacitance				15		
$t_{d(ON)}$	Turn-ON Delay Time			3.0	5.0	ns	V_{DD} = 20V, I_D = 1A R_{GEN} = 25Ω
t_r	Rise Time			7.0	8.0		
$t_{d(OFF)}$	Turn-OFF Delay Time			6.0	9.0		
t_f	Fall Time			5.0	8.0		
V_{SD}	Diode Forward Voltage Drop	TO-39, TO-92		1.2	1.8	V	V_{GS} = 0, I_{SD} = 1.0A
		TO-243AA			2.0		V_{GS} = 0, I_{SD} = 0.5A
t_{rr}	Reverse Recovery Time			300		ns	V_{GS} = 0, I_{SD} = 1A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit



Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



V$_{(th)}$ and R$_{DS}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	$V_{GS(th)}$ (max)	Order Number / Package		
				TO-39	TO-92	DICE†
60V	3Ω	2A	1.6V	TN0106N2	TN0106N3	TN0106ND
100V	3Ω	2A	1.6V	TN0110N2	TN0110N3	TN0110ND

† MIL visual screening available

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ Low threshold — 1.6V max.
- ☐ High input impedance
- ☐ Low input capacitance — 50 pF typical
- ☐ Fast switching speeds
- ☐ Low on resistance
- ☐ Free from secondary breakdown
- ☐ Low input and output leakage
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Logic level interface – ideal for TTL and CMOS
- ☐ Solid state relays
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Analog switches
- ☐ General purpose line driver
- ☐ Telecom switches

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-39



TO-92

Note: See Package Outline section for discrete pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}*	I_{DRM}
TO-92	0.5A	2.0A	1.0W	170	125	0.5A	2.0A
TO-39	0.8A	2.5A	3.5W	125	35	0.8A	2.5A

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	TN0110	100			V	I_D = 1mA, V_{GS} = 0
		TN0106	60				
$V_{GS(th)}$	Gate Threshold Voltage		0.6		1.6	V	V_{GS} = V_{DS}, I_D = 0.5mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-3.2	-5.0	mV/°C	V_{GS} = V_{DS}, I_D = 1.0mA
I_{GSS}	Gate Body Leakage				100	nA	V_{GS} = ±20V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current				10	µA	V_{GS} = 0, V_{DS} = Max Rating
					500		V_{GS} = 0, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current		0.75	1.4		A	V_{GS} = 5V, V_{DS} = 25V
			2.0	3.4			V_{GS} = 10V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			2.0	4.5	Ω	V_{GS} = 5V, I_D = 250mA
				1.6	3.0		V_{GS} = 10V, I_D = 500mA
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			0.6	1.1	%/°C	I_D = 0.5A, V_{GS} = 10V
G_{FS}	Forward Transconductance		225	400		m℧	V_{DS} = 25V, I_D = 500mA
C_{ISS}	Input Capacitance			50	60	pF	V_{GS} = 0, V_{DS} = 25V, f = 1 MHz
C_{OSS}	Common Source Output Capacitance			25	35		
C_{RSS}	Reverse Transfer Capacitance			4.0	8.0		
$t_{d(ON)}$	Turn-ON Delay Time			2.0	5.0	ns	V_{DD} = 25V, I_D = 1.0A, R_{GEN} = 25Ω
t_r	Rise Time			3.0	5.0		
$t_{d(OFF)}$	Turn-OFF Delay Time			6.0	7.0		
t_f	Fall Time			3.0	6.0		
V_{SD}	Diode Forward Voltage Drop			1.0	1.5	V	I_{SD} = 0.5A, V_{GS} = 0
t_{rr}	Reverse Recovery Time			400		ns	I_{SD} = 0.5A, V_{GS} = 0

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV_{DSS} Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



$V_{(th)}$ and R_{DS} Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	$V_{GS(th)}$ (max)	Order Number / Package		
				TO-39	TO-92	DICE†
200V	10Ω	300mA	1.5V	TN0520N2	TN0520N3	TN0520ND
240V	10Ω	300mA	1.5V	TN0524N2	TN0524N3	TN0524ND

† MIL visual screening available

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ Low threshold —1.5V max.
- ☐ High input impedance
- ☐ Low input capacitance — 45 pF typical
- ☐ Fast switching speeds
- ☐ Low on resistance
- ☐ Free from secondary breakdown
- ☐ Low input and output leakage
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Logic level interface – ideal for TTL and CMOS
- ☐ Solid state relays
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Analog switches
- ☐ General purpose line driver
- ☐ Telecom switches

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options


TO-39


TO-92

Note: See Package Outline section for discrete pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}*	I_{DRM}
TO-39	0.7A	1.5A	3.5W	35	125	0.7A	1.5A
TO-92	0.3A	1.0A	1.0W	125	170	0.3A	1.0A

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	TN0524	240			V	V_{GS}= 0, I_D =1mA
		TN0520	200				
$V_{GS(th)}$	Gate Threshold Voltage		0.6		1.5	V	V_{GS} = V_{DS}, I_D = 1.0mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-3.0	-4.0	mV/°C	V_{GS} = V_{DS}, I_D = 1.0mA
I_{GSS}	Gate Body Leakage				100	nA	V_{GS} = ±20V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current				10	µA	V_{GS} = 0, V_{DS} = Max Rating
					500		V_{DS} = 0, V_{GS} = 0.8 Max Rating T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current		100	360		mA	V_{GS} = 3V, V_{DS} = 25V
			300	850			V_{GS} = 5V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			9.0	15	Ω	V_{GS} = 3V, I_D = 50mA
				7.0	10		V_{GS} = 5V, I_D = 100mA
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			0.9	1.5	%/°C	V_{GS} = 5V, I_D = 0.2A
G_{FS}	Forward Transconductance		0.15	0.35		℧	V_{DS} = 25V, I_D = 0.2A
C_{ISS}	Input Capacitance			45	60	pF	V_{GS} = 0, V_{DS} = 25V f = 1 MHz
C_{OSS}	Common Source Output Capacitance			15	35		
C_{RSS}	Reverse Transfer Capacitance			3.0	8.0		
$t_{d(ON)}$	Turn-ON Delay Time			3.0	5.0	ns	V_{DD} = 25V I_D = 0.3A R_{GEN} = 25Ω
t_r	Rise Time			3.0	5.0		
$t_{d(OFF)}$	Turn-OFF Delay Time			5.0	10		
t_f	Fall Time			3.0	9.0		
V_{SD}	Diode Forward Voltage Drop			1.1	2.5	V	V_{GS} = 0, I_{SD} = 100mA
t_{rr}	Reverse Recovery Time			400		ns	V_{GS} = 0, I_{SD} = 100mA

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV_{DSS} Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



$V_{(th)}$ and R_{DS} Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	$V_{GS(th)}$ (max)	Order Number / Package	
				TO-92	DICE†
350V	22Ω	250mA	2.0V	TN0535N3	TN0535ND
400V	22Ω	250mA	2.0V	TN0540N3	TN0540ND

† MIL visual screening available

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ Low threshold —2.0V max.
- ☐ High input impedance
- ☐ Low input capacitance — 48 pF typical
- ☐ Fast switching speeds
- ☐ Low on resistance
- ☐ Free from secondary breakdown
- ☐ Low input and output leakage
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Logic level interface – ideal for TTL and CMOS
- ☐ Solid state relays
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Analog switches
- ☐ General purpose line driver
- ☐ Telecom switches

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-92

Note: See Package Outline section for discrete pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}*	I_{DRM}
TO-92	140mA	750mA	1.0W	170	125	140mA	750mA

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	TN0540	400			V	V_{GS} = 0, I_D = 1mA
		TN0535	350				
$V_{GS(th)}$	Gate Threshold Voltage		0.8		2.0	V	V_{GS} = V_{DS}, I_D= 1mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-3.5	-4.5	mV/°C	V_{GS} = V_{DS}, I_D = 1mA
I_{GSS}	Gate Body Leakage				100	nA	V_{GS} = ± 20V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current				10	µA	V_{GS} = 0, V_{DS} = Max Rating
					500	µA	V_{GS} = 0, V_{DS} = 0.8 Max Rating T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current			550		mA	V_{GS} = 5V, V_{DS} = 25V
			250	750			V_{GS} = 10V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			20	22	Ω	V_{GS} = 4.5V, I_D = 100mA
				19	22		V_{GS} = 10V, I_D = 150mA
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			0.9	1.5	%/°C	V_{GS} = 10V, I_D = 0.1A
G_{FS}	Forward Transconductance		125	200		m℧	V_{DS} = 25V, I_D = 0.1A
C_{ISS}	Input Capacitance			48	60	pF	V_{GS} = 0, V_{DS} = 25V f = 1 MHz
C_{OSS}	Common Source Output Capacitance			11	15		
C_{RSS}	Reverse Transfer Capacitance			3.0	8.0		
$t_{d(ON)}$	Turn-ON Delay Time			5.0	8.0	ns	V_{DD} = 25V, I_D = 250mA, R_{GEN} = 25Ω
t_r	Rise Time			5.0	8.0		
$t_{d(OFF)}$	Turn-OFF Delay Time			5.0	9.0		
t_f	Fall Time			5.0	8.0		
V_{SD}	Diode Forward Voltage Drop			0.8	1.2	V	V_{GS} = 0, I_{SD} = 150mA
t_{rr}	Reverse Recovery Time			400		ns	V_{GS} = 0, I_{SD} = 150mA

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



V$_{(th)}$ and R$_{DS}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	$V_{GS(th)}$ (max)	Order Number / Package			
				TO-39	TO-92	SOW-20*	DICE†
20V	0.75Ω	4.0A	1.6V	—	TN0602N3	—	TN0602ND
20V	0.85Ω	4.0A	1.6V	TN0602N2	—	—	—
40V	0.75Ω	4.0A	1.6V	—	TN0604N3	—	TN0604ND
40V	0.85Ω	4.0A	1.6V	TN0604N2	—	—	—
40V	1.0 Ω	4.0A	1.6V	—	—	TN0604WG	—

* Same as SO-20 with 300 mil wide body.
† MIL visual screening available

Features

- ☐ Low threshold — 1.6V max.
- ☐ High input impedance
- ☐ Low input capacitance — 140pF typical
- ☐ Fast switching speeds
- ☐ Low on resistance
- ☐ Free from secondary breakdown
- ☐ Low input and output leakage
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Logic level interface – ideal for TTL and CMOS
- ☐ Solid state relays
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Analog switches
- ☐ General purpose line driver
- ☐ Telecom switches

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-39

TO-92



SOW-20

Note: See package outline section for dimensions.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}*	I_{DRM}
TO-39	2.5A	4.6A	6W	20.8	125	2.5A	4.6A
TO-92	1.0A	4.6A	1W	125	170	1.0A	4.6A
SOW-20	Refer to Arrays & Special Functions Section.						

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	TN0604	40			V	V_{GS}= 0, I_D = 2.0mA
		TN0602	20				
$V_{GS(th)}$	Gate Threshold Voltage		0.6		1.6	V	V_{GS} = V_{DS}, I_D = 1.0mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-3.8	-4.5	mV/°C	V_{GS} = V_{DS}, I_D = 2.5mA
I_{GSS}	Gate Body Leakage				100	nA	V_{GS} = ±20V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current				10	µA	V_{GS} = 0, V_{DS} = Max Rating
					1.0	mA	V_{GS} = 0, V_{DS} = 0.8 Max Rating T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current		1.5	2.1		A	V_{GS} = 5V, V_{DS} = 20V
			4.0	7.0			V_{GS} = 10V, V_{DS} = 20V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance	TO-39/TO-92/SOW-20		1.0	1.6	Ω	V_{GS} = 5V, I_D = 0.75A
		TO-92		0.6	0.75	Ω	V_{GS} = 10V, I_D = 1.5A
		TO-39			0.85		
		SOW - 20			1.0		
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			0.5	0.75	%/°C	V_{GS} = 10V, I_D = 1.5A
G_{FS}	Forward Transconductance		0.5	0.8		℧	V_{DS} = 20V, I_D = 1.5A
C_{ISS}	Input Capacitance			140	190	pF	V_{GS} = 0, V_{DS} = 20V f = 1 MHz
C_{OSS}	Common Source Output Capacitance			75	110		
C_{RSS}	Reverse Transfer Capacitance			25	50		
$t_{d(ON)}$	Turn-ON Delay Time				10	ns	V_{DD} = 20V I_D = 0.5A R_{GEN} = 25Ω
t_r	Rise Time				6.0		
$t_{d(OFF)}$	Turn-OFF Delay Time				25		
t_f	Fall Time				20		
V_{SD}	Diode Forward Voltage Drop			1.2	1.8	V	V_{GS} = 0, I_{SD} = 1.5A
t_{rr}	Reverse Recovery Time			300		ns	V_{GS} = 0, I_{SD} = 1A

Notes:
1: All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2: All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



$V_{(th)}$ and R_{DS} Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	$V_{GS(th)}$ (max)	Order Number / Package					
				TO-39	TO-92	TO-220	Quad P-DIP	Quad C-DIP*	DICE†
60V	1.5Ω	3.0A	1.6V	TN0606N2	TN0606N3	TN0606N5	TN0606N6	TN0606N7	TN0606ND
100V	1.5Ω	3.0A	1.6V	TN0610N2	TN0610N3	TN0610N5	—	—	TN0610ND

* 14 pin side brazed ceramic DIP
† MIL visual screening available

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ Low threshold — 1.6V max.
- ☐ High input impedance
- ☐ Low input capacitance — 100 pF typical
- ☐ Fast switching speeds
- ☐ Low on resistance
- ☐ Free from secondary breakdown
- ☐ Low input and output leakage
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Logic level interface – ideal for TTL and CMOS
- ☐ Solid state relays
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Analog switches
- ☐ General purpose line driver
- ☐ Telecom switches

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



Note 1: See Package Outline section for discrete pinouts.
Note 2: See Array section for quad pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}*	I_{DRM}
TO-92	0.8A	3.2A	1W	125	170	0.8A	3.2A
TO-39	1.5A	4.0A	6W	20.8	125	1.5A	4.0A
TO-220	3.0A	4.1A	45W	2.7	70	3.0A	4.1A
Plastic DIP	Refer to Arrays & Special Functions Section.						
Ceramic DIP							

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	TN0610	100			V	V_{GS} = 0, I_D = 1mA
		TN0606	60				
$V_{GS(th)}$	Gate Threshold Voltage		0.6		1.6	V	V_{GS} = V_{DS}, I_D = 1mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature				-4.5	mV/°C	V_{GS} = V_{DS}, I_D = 1mA
I_{GSS}	Gate Body Leakage				100	nA	V_{GS} = ±20V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current				10	µA	V_{GS} = 0, V_{DS} = Max Rating
					1.0	mA	V_{GS} = 0, V_{DS} = 0.8 Max Rating, T_A = 125°C (note 2)
$I_{D(ON)}$	ON-State Drain Current		1.2	2.0		A	V_{GS} = 5V, V_{DS} = 25V
			3.0	6.7			V_{GS} = 10V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			1.5	2.0	Ω	V_{GS} = 5V, I_D = 0.75A
				1.0	1.5		V_{GS} = 10V, I_D = 0.75A
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature				0.75	%/°C	V_{GS} = 10V, I_D = 0.75A
G_{FS}	Forward Transconductance		0.4	0.5		℧	V_{DS} = 25V, I_D = 1.0A
C_{ISS}	Input Capacitance			100	150	pF	V_{GS} = 0, V_{DS} = 25V, f = 1 MHz
C_{OSS}	Common Source Output Capacitance			50	85		
C_{RSS}	Reverse Transfer Capacitance			10	35		
$t_{d(ON)}$	Turn-ON Delay Time				10	ns	V_{DD} = 25V, I_D = 1.5A, R_{GEN} = 25Ω
t_r	Rise Time				10		
$t_{d(OFF)}$	Turn-OFF Delay Time				20		
t_f	Fall Time				12		
V_{SD}	Diode Forward Voltage Drop			0.8	1.8	V	V_{GS} = 0, I_{SD} = 1.5A
t_{rr}	Reverse Recovery Time			300		ns	V_{GS} = 0, I_{SD} = 1.5A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



V$_{(th)}$ and R$_{DS}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	$V_{GS(th)}$ (max)	Order Number / Package			
				TO-39	TO-92	TO-220	DICE†
200V	6Ω	1.0A	1.6V	TN0620N2	TN0620N3	TN0620N5	TN0620ND
240V	6Ω	1.0A	1.6V	TN0624N2	TN0624N3	TN0624N5	TN0624ND

† MIL visual screening available

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ Low threshold — 1.6V max.
- ☐ High input impedance
- ☐ Low input capacitance — 110 pF typical
- ☐ Fast switching speeds
- ☐ Low on resistance
- ☐ Free from secondary breakdown
- ☐ Low input and output leakage
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Logic level interface – ideal for TTL and CMOS
- ☐ Solid state relays
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Analog switches
- ☐ General purpose line driver
- ☐ Telecom switches

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-39



TO-220



TO-92

Note: See Package Outline section for discrete pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}*	I_{DRM}
TO-39	0.7A	2.5A	6W	20.8	125	0.7A	2.5A
TO-92	0.4A	2.0A	1W	125	170	0.4A	2.0A
TO-220	1.5A	2.5A	45W	2.7	70	1.5A	2.5A

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	TN0624	240			V	V_{GS} = 0, I_D = 2.0mA
		TN0620	200				
$V_{GS(th)}$	Gate Threshold Voltage		0.6		1.6	V	V_{GS} = V_{DS}, I_D = 1.0mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature				-5.0	mV/°C	V_{GS} = V_{DS}, I_D = 1.0mA
I_{GSS}	Gate Body Leakage				100	nA	V_{GS} = ±20V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current				10	µA	V_{GS} = 0, V_{DS} = Max Rating
					1.0	mA	V_{GS} = 0, V_{DS} = 0.8 Max Rating T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current		0.5			A	V_{GS} = 5V, V_{DS} = 25V
			1.0				V_{GS} = 10V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			6	8	Ω	V_{GS} = 5V, I_D = 0.25A
				4	6		V_{GS} = 10V, I_D = 0.5A
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature				1.4	%/°C	V_{GS} = 10V, I_D = 0.5A
G_{FS}	Forward Transconductance		300	400		m℧	V_{DS} = 25V, I_D = 0.5A
C_{ISS}	Input Capacitance			110	150	pF	V_{GS} = 0, V_{DS} = 25V f = 1 MHz
C_{OSS}	Common Source Output Capacitance			40	85		
C_{RSS}	Reverse Transfer Capacitance			10	35		
$t_{d(ON)}$	Turn-ON Delay Time				10	ns	V_{DD} = 25V I_D = 1.0A R_{GEN} = 25Ω
t_r	Rise Time				8.0		
$t_{d(OFF)}$	Turn-OFF Delay Time				20		
t_f	Fall Time				20		
V_{SD}	Diode Forward Voltage Drop				1.8	V	V_{GS} = 0, I_{SD} = 1.0A
t_{rr}	Reverse Recovery Time			300		ns	V_{GS} = 0, I_{SD} = 1.0A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



$V_{(th)}$ and R_{DS} Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	$V_{GS(th)}$ (max)	Order Number / Package	
				TO-92	DICE†
350V	10Ω	1.0A	1.8V	TN0635N3	TN0635ND
400V	10Ω	1.0A	1.8V	TN0640N3	TN0640ND

† MIL visual screening available

Features

- Low threshold —1.8V max.
- High input impedance
- Low input capacitance — 85 pF typical
- Fast switching speeds
- Low on resistance
- Free from secondary breakdown
- Low input and output leakage
- Complementary N- and P-channel devices

Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Applications

- Logic level interface – ideal for TTL and CMOS
- Solid state relays
- Battery operated systems
- Photo voltaic drive
- Analog switches
- General purpose line driver
- Telecom switches

Package Options



TO-92

Note: See Package Outline section for discrete pinouts.

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}*	I_{DRM}
TO-92	200mA	1.5A	1.0W	170	125	200mA	1.5A

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	TN0640	400			V	V_{GS} = 0, I_D = 100µA
		TN0635	350				
$V_{GS(th)}$	Gate Threshold Voltage		0.6		1.8	V	V_{GS} = V_{DS}, I_D= 1mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-2.5	-4.0	mV/°C	V_{GS} = V_{DS}, I_D= 1mA
I_{GSS}	Gate Body Leakage				100	nA	V_{GS} = ± 20V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current				10	µA	V_{GS} = 0, V_{DS} = Max Rating
					1.0	mA	V_{GS} = 0, V_{DS} = 0.8 Max Rating T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current		0.3	1.5		A	V_{GS} = 5V, V_{DS} = 25V
			1.0	1.8			V_{GS} = 10V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			8.0	10	Ω	V_{GS} = 4.5V, I_D = 150mA
				7.0	10		V_{GS} = 10V, I_D = 0.5A
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature				0.75	%/°C	V_{GS} = 10V, I_D = 500mA
G_{FS}	Forward Transconductance		125	350		m℧	V_{DS} = 25V, I_D = 100mA
C_{ISS}	Input Capacitance			85	130	pF	V_{GS} = 0, V_{DS} = 25V f = 1 MHz
C_{OSS}	Common Source Output Capacitance			30	75		
C_{RSS}	Reverse Transfer Capacitance			10	20		
$t_{d(ON)}$	Turn-ON Delay Time				20	ns	V_{DD} = 25V, I_D = 1.0A, R_{GEN} = 25Ω
t_r	Rise Time				15		
$t_{d(OFF)}$	Turn-OFF Delay Time				25		
t_f	Fall Time				20		
V_{SD}	Diode Forward Voltage Drop				1.8	V	V_{GS} = 0, I_{SD} = 200mA
t_{rr}	Reverse Recovery Time			300		ns	V_{GS} = 0, I_{SD} = 1.0A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



V$_{(th)}$ and R$_{DS}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	$V_{GS(th)}$ (max)	Order Number / Package	
				TO-92	DICE†
20V	1.3Ω	0.5A	1.0V	TN0702N3	TN0702ND

†MIL visual screening available

Features

- ☐ Low threshold — 1.0 volt max
- ☐ On resistance guaranteed at V_{GS} = 2, 3, and 5 volts
- ☐ High input impedance
- ☐ Low input capacitance —130 pF typical
- ☐ Fast switching speeds
- ☐ Low on resistance
- ☐ Free from secondary breakdown
- ☐ Low input and output leakage

Applications

- ☐ Logic level interface
- ☐ Solid state relays
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Analog switches
- ☐ General purpose line driver
- ☐ Telecom switches

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

*Distance of 1.6 mm from case for 10 seconds maximum.

Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-92

Note: See Package Outline section for discrete pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}*	I_{DRM}
TO-92	0.6A	1.0A	1W	125	170	0.6A	1.0A

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	20			V	V_{GS} = 0, I_D = 1mA
$V_{GS(th)}$	Gate Threshold Voltage	0.5	0.8	1.0	V	V_{GS} = V_{DS}, I_D = 1.0mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-4.0	mV/°C	V_{GS} = V_{DS}, I_D = 1.0mA
I_{GSS}	Gate Body Leakage			100	nA	V_{GS} = ±20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current			100	nA	V_{DS} = 20V, V_{GS} = 0V
				100	µA	V_{DS} = 0.8 Max Rating, V_{GS} = 0V, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current	0.5	1.0		A	V_{GS} = V_{DS} = 5V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance		4.0	5.0	Ω	V_{GS} = 2V, I_D = 50mA
			1.9	2.5		V_{GS} = 3V, I_D = 200mA
			1.0	1.3		V_{GS} = 5V, I_D =500mA
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			0.75	%/°C	V_{GS} = 5V, I_D = 500mA
G_{FS}	Forward Transconductance	100	500		m℧	V_{DS} = 5V, I_D = 500mA
C_{ISS}	Input Capacitance		130	200	pF	V_{GS} = 0V, V_{DS} = 20V, f =1MHz
C_{OSS}	Common Source Output Capacitance		70	125		
C_{RSS}	Reverse Transfer Capacitance		30	60		
$t_{d(ON)}$	Turn-ON Delay Time			20	ns	V_{DD} = 20V, I_D = 0.5A, R_{GEN} = 25Ω
t_r	Rise Time			20		
$t_{d(OFF)}$	Turn-OFF Delay Time			30		
t_f	Fall Time			20		
V_{SD}	Diode Forward Voltage Drop			1.0	V	V_{GS} = 0V, I_{SD} = 0.5A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwide stated. (Pulse test: 300 µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



V$_{(th)}$ and R$_{DS}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$V_{GS(th)}$ (max)	Order Number / Package
			TO-236AB*
15V	7.0Ω	1.0V	TN2101K1

*Same as SOT-23. All units shipped on 3,000 piece carrier tape reels.

Product marking for SOT-23:

N1U*

where * = 2-week alpha date code

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Logic level interface – ideal for TTL and CMOS
- ☐ Solid state relays
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Analog switches
- ☐ General purpose line driver
- ☐ Telecom switches

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	±15V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-236AB
(SOT-23)
top view

Note: See package outline section for dimensions.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_A = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}*	I_{DRM}
TO-236AB	0.17A	0.8A	0.36W	350	200	0.17A	0.8A

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	15			V	I_D = 1mA, V_{GS} = 0V
$V_{GS(th)}$	Gate Threshold Voltage	0.5		1.0	V	V_{GS} = V_{DS}, I_D = 1mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-5.5	mV/°C	I_D = 1mA, V_{GS} = V_{DS}
I_{GSS}	Gate Body Leakage			100	nA	V_{GS} = ±15V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current			10	µA	V_{GS} = 0V, V_{DS} = Max Rating
				1.0	mA	V_{GS} = 0V, V_{DS} = 0.8 Max Rating T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current	60			mA	V_{GS} = 3.0, V_{DS} = 15V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			50	Ω	V_{GS} =1.2V, I_D = 2.0mA
				7.0	Ω	V_{GS} = 3V, I_D = 50mA
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			0.75	%/°C	I_D = 50mA, V_{GS} = 3V
G_{FS}	Forward Transconductance	50			m℧	V_{DS} = 3V, I_D = 50mA
C_{ISS}	Input Capacitance			110	pF	V_{GS} = 0V, V_{DS} = 15V, f = 1MHz
C_{OSS}	Common Source Output Capacitance			60		
C_{RSS}	Reverse Transfer Capacitance			35		
$t_{d(ON)}$	Turn-ON Delay Time			5	ns	V_{DD} = 15V I_D = 50mA R_{GEN} = 25Ω
t_r	Rise Time			15		
$t_{d(OFF)}$	Turn-OFF Delay Time			15		
t_f	Fall Time			25		
V_{SD}	Diode Forward Voltage Drop			1.8	V	I_{SD} = 50mA, V_{GS} = 0V
t_{rr}	Reverse Recovery Time		100		ns	I_{SD} = 50mA, V_{GS} = 0V

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$V_{GS(th)}$ (max)	Order Number / Package	
			TO-236AB*	TO-92
60V	2.5Ω	1.6V	TN2106K1	TN2106N3

*Same as SOT-23. All units shipped on 3,000 piece carrier tape reels.

Product marking for SOT-23:

N1L*

where * = 2-week alpha date code

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Logic level interface – ideal for TTL and CMOS
- ☐ Solid state relays
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Analog switches
- ☐ General purpose line driver
- ☐ Telecom switches

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-236AB
(SOT-23)
top view



TO-92

Note: See package outline section for dimensions.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_A = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}*	I_{DRM}
TO-236AB	0.28A	0.8A	0.36W	350	200	0.28A	0.8A
TO-92	0.30A	1.0A	0.74W	170	125	0.30A	1.0A

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	60			V	I_D = 1mA, V_{GS} = 0V
$V_{GS(th)}$	Gate Threshold Voltage	0.6		1.6	V	V_{GS} = V_{DS}, I_D = 1mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature		-3.8	-5.5	mV/°C	I_D = 1mA, V_{GS} = V_{DS}
I_{GSS}	Gate Body Leakage		0.1	100	nA	V_{GS} = ±20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current			1	µA	V_{GS} = 0V, V_{DS} = Max Rating
				100	µA	V_{GS} = 0V, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current	0.6			A	V_{GS} = 10V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			5.0	Ω	V_{GS} = 4.5V, I_D = 200mA
				2.5	Ω	V_{GS} = 10V, I_D = 0.5A
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature		0.70	1.0	%/°C	I_D = 500mA, V_{GS} = 10V
G_{FS}	Forward Transconductance	150	400		m℧	V_{DS} = 25V, I_D =0.5A
C_{ISS}	Input Capacitance		35	50	pF	V_{GS} = 0V, V_{DS} = 25V, f = 1MHz
C_{OSS}	Common Source Output Capacitance		17	25		
C_{RSS}	Reverse Transfer Capacitance		7	8		
$t_{d(ON)}$	Turn-ON Delay Time		3	5	ns	V_{DD} = 25V, I_D = 0.5A, R_{GEN} = 25Ω
t_r	Rise Time		5	8		
$t_{d(OFF)}$	Turn-OFF Delay Time		6	9		
t_f	Fall Time		5	8		
V_{SD}	Diode Forward Voltage Drop		1.2	1.8	V	I_{SD} = 0.5A, V_{GS} = 0V
t_{rr}	Reverse Recovery Time		400		ns	I_{SD} = 0.5A, V_{GS} = 0V

Notes:

1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV_{DSS} Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



$V_{GS(th)}$ and $R_{DS(ON)}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$V_{GS(th)}$ (max)	Order Number / Package
			TO-236AB*
240V	10Ω	1.8V	TN2124K1

*Same as SOT-23. All units shipped on 3,000 piece carrier tape reels.

Product marking for SOT-23:

N1C*

where * = 2-week alpha date code

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Logic level interface – ideal for TTL and CMOS
- ☐ Solid state relays
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Analog switches
- ☐ General purpose line driver
- ☐ Telecom switches

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-236AB

(SOT-23)

top view

Note: See package outline section for dimensions.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_A = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}*	I_{DRM}
TO-236AB	134mA	250mA	0.36W	350	200	134mA	250mA

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	240			V	I_D = 1mA, V_{GS} = 0V
$V_{GS(th)}$	Gate Threshold Voltage	0.8		1.8	V	V_{GS} = V_{DS}, I_D = 1mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-5.5	mV/°C	I_D = 1mA, V_{GS} = V_{DS}
I_{GSS}	Gate Body Leakage		0.1	100	nA	V_{GS} = ±20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current			1	µA	V_{GS} = 0V, V_{DS} = Max Rating
				100	µA	V_{GS} = 0V, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current	140			mA	V_{GS} = 4.5V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			12	Ω	V_{GS} = 3V, I_D = 25mA
				10	Ω	V_{GS} = 4.5V, I_D = 120mA
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature		0.7	1.0	%/°C	I_D = 120mA, V_{GS} = 4.5V
G_{FS}	Forward Transconductance	100	170		m℧	V_{DS} = 25V, I_D = 120mA
C_{ISS}	Input Capacitance		38	50	pF	V_{GS} = 0V, V_{DS} = 25V, f = 1MHz
C_{OSS}	Common Source Output Capacitance		9	15		
C_{RSS}	Reverse Transfer Capacitance		3	5		
$t_{d(ON)}$	Turn-ON Delay Time		4	7	ns	V_{DD} = 25V, I_D = 140mA, R_{GEN} = 25Ω
t_r	Rise Time		2	5		
$t_{d(OFF)}$	Turn-OFF Delay Time		7	10		
t_f	Fall Time		9	12		
V_{SD}	Diode Forward Voltage Drop			1.8	V	I_{SD} = 120mA, V_{GS} = 0V
t_{rr}	Reverse Recovery Time		400		ns	I_{SD} = 120mA, V_{GS} = 0V

Notes:

1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Preliminary

N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$V_{GS(th)}$ (max)	Order Number / Package
			TO-236AB*
300V	25Ω	2.4V	TN2130K1

*Same as SOT-23. All units shipped on 3,000 piece carrier tape reels.

Product marking for SOT-23:

N1T*

where * = 2-week alpha date code

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain

Applications

- ☐ Logic level interface – ideal for TTL and CMOS
- ☐ Solid state relays
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Analog switches
- ☐ General purpose line driver
- ☐ Telecom switches

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-236AB

(SOT-23)

top view

Note: See package outline section for dimensions.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_A = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}*	I_{DRM}
TO-236AB	85mA	200mA	0.36W	350	200	85mA	200mA

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	300			V	I_D = 1mA, V_{GS} = 0V
$V_{GS(th)}$	Gate Threshold Voltage	0.8		2.4	V	V_{GS} = V_{DS}, I_D = 1mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-5.5	mV/°C	I_D = 1mA, V_{GS} = V_{DS}
I_{GSS}	Gate Body Leakage			100	nA	V_{GS} = ±20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current			10	µA	V_{GS} = 0V, V_{DS} = Max Rating
				100	µA	V_{GS} = 0V, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current	250			mA	V_{GS} = 10V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			25	Ω	V_{GS} = 4.5V, I_D = 120mA
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			1.1	%/°C	I_D = 120mA, V_{GS} = 4.5V
G_{FS}	Forward Transconductance		250		m℧	V_{DS} = 25V, I_D = 100mA
C_{ISS}	Input Capacitance			50	pF	V_{GS} = 0V, V_{DS} = 25V, f = 1MHz
C_{OSS}	Common Source Output Capacitance			15		
C_{RSS}	Reverse Transfer Capacitance			5		
$t_{d(ON)}$	Turn-ON Delay Time			10	ns	V_{DD} = 25V, I_D = 120mA, R_{GEN} = 25Ω
t_r	Rise Time			7		
$t_{d(OFF)}$	Turn-OFF Delay Time			12		
t_f	Fall Time			15		
V_{SD}	Diode Forward Voltage Drop			1.8	V	I_{SD} = 120mA, V_{GS} = 0V
t_{rr}	Reverse Recovery Time		400		ns	I_{SD} = 120mA, V_{GS} = 0V

Notes:

1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	$V_{GS\ (th)}$‡ (max)	Order Number /Package	
				TO-243AA*	Dice†
18V	2.5Ω	250mA	1.0V	TN2501N8	TN2501ND

‡Screening to 0.8V available.
*Same as SOT-89. For carrier tape reels specify P023 for 1,000 units or P024 for 2,000 units.
†MIL visual screening available.

Features

- ☐ Low threshold
- ☐ High input impedance
- ☐ Low input capacitance — 110pF max.
- ☐ Fast switching speeds
- ☐ Low on resistance
- ☐ Free from secondary breakdown
- ☐ Low input and output leakage

Applications

- ☐ Logic level interface – ideal for TTL and CMOS
- ☐ Solid state relays
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Analog switches
- ☐ General purpose line driver
- ☐ Telecom switches

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 15V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

*Distance of 1.6 mm from case for 10 seconds.

Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-243AA
(SOT-89)

Note: See package outline section for dimensions.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_A = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}*	I_{DRM}
TO-243AA	400mA	750mA	1.6W†	15	78†	400mA	750mA

* I_D (continuous) is limited by max rated T_j.
† Mounted on FR5 board, 25mm x 25mm x 1.57mm. Significant P_D increase possible on ceramic substrate.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	18			V	V_{GS} = 0, I_D = 1.0mA
$V_{GS(th)}$	Gate Threshold Voltage	0.3		1.0	V	V_{GS} = V_{DS}, I_D= 1.0mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-4.0	mV/°C	V_{GS} = V_{DS}, I_D= 1.0mA
I_{GSS}	Gate Body Leakage			100	nA	V_{GS} = ± 15V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current			10	µA	V_{GS} = 0, V_{DS} = Max Rating
				1.0	mA	V_{GS} = 0, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current	250	600		mA	V_{GS} = V_{DS} = 3.0V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			25	Ω	V_{GS} = 1.2V, I_D = 3.0mA
				3.5		V_{GS} = 2.0V, I_D = 50mA
				2.5		V_{GS} = 3.0V, I_D = 200mA
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			0.75	%/°C	V_{GS} = 3.0V, I_D = 200mA
G_{FS}	Forward Transconductance	0.15	0.3		℧	V_{DS} = 3.0V, I_D = 200mA
C_{ISS}	Input Capacitance			110	pF	V_{GS} = 0, V_{DS} = 15V, f = 1 MHz
C_{OSS}	Common Source Output Capacitance			60		
C_{RSS}	Reverse Transfer Capacitance			35		
$t_{d(ON)}$	Turn-ON Delay Time			5.0	ns	V_{DD} = 15V, I_D = 250mA, R_{GEN} = 25Ω
t_r	Rise Time			15		
$t_{d(OFF)}$	Turn-OFF Delay Time			15		
t_f	Fall Time			8.0		
V_{SD}	Diode Forward Voltage Drop		1.1	1.8	V	V_{GS} = 0, I_{SD} = 200mA
t_{rr}	Reverse Recovery Time		100		ns	V_{GS} = 0, I_{SD} = 200mA

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µsec pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Ambient Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. I$_D$



Transfer Characteristics



V$_{(th)}$ and R$_{DS}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$V_{GS(th)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package	
				TO-243AA*	DICE†
20V	1.0Ω	1.6V	4.0A	—	TN2502ND
40V	1.0Ω	1.6V	4.0A	TN2504N8	TN2504ND

*Same as SOT-89. For carrier tape reels specify P023 for 1,000 units or P024 for 2,000 units.
† MIL visual screening available.

Features

- ☐ Low threshold — 1.6V max.
- ☐ High input impedance
- ☐ Low input capacitance — 125 pF max.
- ☐ Fast switching speeds
- ☐ Low on resistance
- ☐ Free from secondary breakdown
- ☐ Low input and output leakage
- ☐ Complementary N- and P-channel devices

Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Applications

- ☐ Logic level interface – ideal for TTL and CMOS
- ☐ Solid state relays
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Analog switches
- ☐ General purpose line driver
- ☐ Telecom switches

Package Options



TO-243AA
(SOT-89)

Note: See package outline section for dimensions.

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_A = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}*	I_{DRM}
TO-243AA	2.0A	4.5A	1.6W†	15	78†	2.0A	4.5A

* I_D (continuous) is limited by max rated T_j.
† Mounted on FR5 board, 25mm x 25mm x 1.57mm. Significant P_D increase possible on ceramic substrate.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	TN2504	40			V	V_{GS} = 0, I_D = 2mA
		TN2502	20				
$V_{GS(th)}$	Gate Threshold Voltage		0.6		1.6	V	V_{GS} = V_{DS}, I_D= 1mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-3.8	-4.5	mV/°C	V_{GS} = V_{DS}, I_D= 1mA
I_{GSS}	Gate Body Leakage				100	nA	V_{GS} = ± 20V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current				10	µA	V_{GS} = 0, V_{DS} = Max Rating
					1	mA	V_{GS} = 0, V_{DS} = 0.8 Max Rating T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current		1.0	1.7		A	V_{GS} = 5V, V_{DS} = 15V
			4.0	4.5			V_{GS} = 10V, V_{DS} = 15V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			1.25	1.5	Ω	V_{GS} = 5V, I_D = 300mA
				0.8	1.0		V_{GS} = 10V, I_D = 1.5A
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature				0.75	%/°C	V_{GS} = 10V, I_D = 1.5A
G_{FS}	Forward Transconductance		0.5	0.7		℧	V_{DS} = 15V, I_D = 2.0A
C_{ISS}	Input Capacitance			70	125	pF	V_{GS} = 0, V_{DS} = 20V f = 1 MHz
C_{OSS}	Common Source Output Capacitance			50	70		
C_{RSS}	Reverse Transfer Capacitance			20	25		
$t_{d(ON)}$	Turn-ON Delay Time				10	ns	V_{DD} = 20V, I_D = 500mA, R_{GEN} = 25Ω
t_r	Rise Time				10		
$t_{d(OFF)}$	Turn-OFF Delay Time				25		
t_f	Fall Time				13		
V_{SD}	Diode Forward Voltage Drop			1.2	1.8	V	V_{GS} = 0, I_{SD} = 1.5A
t_{rr}	Reverse Recovery Time			300		ns	V_{GS} = 0, I_{SD} = 1A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Ambient Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



V$_{(th)}$ and R$_{DS}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$V_{GS(th)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package	
				TO-243AA*	DICE†
60V	1.5Ω	1.6V	3.0A	—	TN2506ND
100V	1.5Ω	1.6V	3.0A	TN2510N8	TN2510ND

* Same as SOT-89. For carrier tape reels specify P023 for 1,000 units or P024 for 2,000 units.
† MIL visual screening available.

Features

- ☐ Low threshold —1.6V max.
- ☐ High input impedance
- ☐ Low input capacitance — 125 pF max.
- ☐ Fast switching speeds
- ☐ Low on resistance
- ☐ Free from secondary breakdown
- ☐ Low input and output leakage
- ☐ Complementary N- and P-channel devices

Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Applications

- ☐ Logic level interface – ideal for TTL and CMOS
- ☐ Solid state relays
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Analog switches
- ☐ General purpose line driver
- ☐ Telecom switches

Package Options



TO-243AA
(SOT-89)

Note: See package outline section for dimensions.

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_A = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}*	I_{DRM}
TO-243AA	1.3A	5.0A	1.6W†	15	78†	1.3A	5.0A

* I_D (continuous) is limited by max rated T_j.
† Mounted on FR5 board, 25mm x 25mm x 1.57mm. Significant P_D increase possible on ceramic substrate.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	TN2510	100			V	V_{GS} = 0, I_D = 2mA
		TN2506	60				
$V_{GS(th)}$	Gate Threshold Voltage		0.6		1.6	V	V_{GS} = V_{DS}, I_D= 1mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature				-4.5	mV/°C	V_{GS} = V_{DS}, I_D= 1.0mA
I_{GSS}	Gate Body Leakage				100	nA	V_{GS} = ± 20V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current				10	µA	V_{GS} = 0, V_{DS} = Max Rating
					1.0	mA	V_{GS} = 0, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current		1.2	2.0		A	V_{GS} = 5V, V_{DS} = 25V
			3.0	6.0			V_{GS} = 10V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			1.5	2.0	Ω	V_{GS} = 5V, I_D = 750mA
				1.0	1.5		V_{GS} = 10V, I_D = 750mA
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature				0.75	%/°C	V_{GS} = 10V, I_D = 0.5A
G_{FS}	Forward Transconductance		0.4	0.8		℧	V_{DS} = 25V, I_D = 1.0A
C_{ISS}	Input Capacitance			70	125	pF	V_{GS} = 0, V_{DS} = 25V, f = 1 MHz
C_{OSS}	Common Source Output Capacitance			30	70		
C_{RSS}	Reverse Transfer Capacitance			15	25		
$t_{d(ON)}$	Turn-ON Delay Time				10	ns	V_{DD} = 25V, I_D = 1.5A, R_{GEN} = 25Ω
t_r	Rise Time				10		
$t_{d(OFF)}$	Turn-OFF Delay Time				20		
t_f	Fall Time				10		
V_{SD}	Diode Forward Voltage Drop				1.8	V	V_{GS} = 0, I_{SD} = 1.5A
t_{rr}	Reverse Recovery Time			300		ns	V_{GS} = 0, I_{SD} = 1.5A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Ambient Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



V$_{(th)}$ and R$_{DS}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$V_{GS(th)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package	
				TO-243AA*	DICE
200V	6Ω	2.0V	1.0A	—	TN2520ND
240V	6Ω	2.0V	1.0A	TN2524N8	TN2524ND

* Same as SOT-89. For carrier tape reels specify P023 for 1,000 units or P024 for 2,000 units.

Features

- ☐ Low threshold — 2.0V max.
- ☐ High input impedance
- ☐ Low input capacitance — 125 pF max.
- ☐ Fast switching speeds
- ☐ Low on resistance
- ☐ Free from secondary breakdown
- ☐ Low input and output leakage
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Logic level interface – ideal for TTL and CMOS
- ☐ Solid state relays
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Analog switches
- ☐ General purpose line driver
- ☐ Telecom switches

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-243AA
(SOT-89)

Note: See package outline section for dimensions.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_A = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}*	I_{DRM}
TO-243AA	0.8A	2.0A	1.6W†	15	78†	0.8A	2.0A

* I_D (continuous) is limited by max rated T_j.
† Mounted on FR5 board, 25mm x 25mm x 1.57mm. Significant P_D increase possible on ceramic substrate.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	TN2524	240			V	V_{GS} = 0, I_D = 2mA
		TN2520	200				
$V_{GS(th)}$	Gate Threshold Voltage		0.6		2.0	V	V_{GS} = V_{DS}, I_D= 1mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature				-5.0	mV/°C	V_{GS} = V_{DS}, I_D= 1mA
I_{GSS}	Gate Body Leakage				100	nA	V_{GS} = ± 20V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current				10	µA	V_{GS} = 0, V_{DS} = Max Rating
					1.0	mA	V_{GS} = 0, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current		0.5	1.9		A	V_{GS} = 4.5V, V_{DS} = 25V
			1.0	2.8			V_{GS} = 10V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			4.0	6.0	Ω	V_{GS} = 4.5V, I_D = 250mA
				4.0	6.0		V_{GS} = 10V, I_D = 0.5A
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature				1.4	%/°C	V_{GS} = 10V, I_D = 0.5A
G_{FS}	Forward Transconductance		300	600		m℧	V_{DS} = 25V, I_D = 0.5A
C_{ISS}	Input Capacitance			65	125	pF	V_{GS} = 0, V_{DS} = 25V, f = 1 MHz
C_{OSS}	Common Source Output Capacitance			35	70		
C_{RSS}	Reverse Transfer Capacitance			10	25		
$t_{d(ON)}$	Turn-ON Delay Time				10	ns	V_{DD} = 25V, I_D = 1.0A, R_{GEN} = 25Ω
t_r	Rise Time				10		
$t_{d(OFF)}$	Turn-OFF Delay Time				20		
t_f	Fall Time				20		
V_{SD}	Diode Forward Voltage Drop				1.8	V	V_{GS} = 0, I_{SD} = 1.0A
t_{rr}	Reverse Recovery Time			300		ns	V_{GS} = 0, I_{SD} = 1.0A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Ambient Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



V$_{(th)}$ and R$_{DS}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$V_{GS(th)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package	
				TO-243AA*	DICE†
350V	12Ω	1.8V	1.0A	—	TN2535ND
400V	12Ω	1.8V	1.0A	TN2540N8	TN2540ND

* Same as SOT-89. For carrier tape reels specify P023 for 1,000 units or P024 for 2,000 units.
† MIL visual screening available.

Features

- ☐ Low threshold — 1.8V max.
- ☐ High input impedance
- ☐ Low input capacitance — 125 pF max.
- ☐ Fast switching speeds
- ☐ Low on resistance
- ☐ Free from secondary breakdown
- ☐ Low input and output leakage
- ☐ Complementary N- and P-channel devices

Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Applications

- ☐ Logic level interface – ideal for TTL and CMOS
- ☐ Solid state relays
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Analog switches
- ☐ General purpose line driver
- ☐ Telecom switches

Package Options



TO-243AA
(SOT-89)

Note: See package outline section for dimensions.

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_A = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}*	I_{DRM}
TO-243AA	570mA	1.8A	1.6W†	15	78†	570mA	1.8A

* I_D (continuous) is limited by max rated T_j.
† Mounted on FR5 board, 25mm x 25mm x 1.57mm. Significant P_D increase possible on ceramic substrate.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	TN2540	400			V	V_{GS} = 0, I_D = 100µA
		TN2535	350				
$V_{GS(th)}$	Gate Threshold Voltage		0.6		1.8	V	V_{GS} = V_{DS}, I_D= 1mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-2.5	-4.0	mV/°C	V_{GS} = V_{DS}, I_D= 1mA
I_{GSS}	Gate Body Leakage				100	nA	V_{GS} = ± 20V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current				10	µA	V_{GS} = 0, V_{DS} = Max Rating
					1.0	mA	V_{GS} = 0, V_{DS} = 0.8 Max Rating T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current		0.3	0.5		A	V_{GS} = 4.5V, V_{DS} = 25V
			1.0	1.4			V_{GS} = 10V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			8.0	12	Ω	V_{GS} = 4.5V, I_D = 150mA
				8.0	12		V_{GS} = 10V, I_D = 0.5A
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature				0.75	%/°C	V_{GS} = 10V, I_D = 500mA
G_{FS}	Forward Transconductance		125	200		m℧	V_{DS} = 25V, I_D = 100mA
C_{ISS}	Input Capacitance			95	125	pF	V_{GS} = 0, V_{DS} = 25V f = 1 MHz
C_{OSS}	Common Source Output Capacitance			20	70		
C_{RSS}	Reverse Transfer Capacitance			10	25		
$t_{d(ON)}$	Turn-ON Delay Time				20	ns	V_{DD} = 25V, I_D = 1A, R_{GEN} = 25Ω
t_r	Rise Time				15		
$t_{d(OFF)}$	Turn-OFF Delay Time				25		
t_f	Fall Time				20		
V_{SD}	Diode Forward Voltage Drop				1.8	V	V_{GS} = 0, I_{SD} = 200mA
t_{rr}	Reverse Recovery Time			300		ns	V_{GS} = 0, I_{SD} = 1A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Ambient Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



V$_{(th)}$ and R$_{DS}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$V_{GS(th)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package		
				SO-8	TO-92	DICE†
350V	5.0Ω	2.0V	2.0A	–	TN2635N3	TN2635ND
400V	5.0Ω	2.0V	2.0A	TN2640LG	TN2640N3	TN2640ND

† MIL visual screening available.

Features

- ☐ Low threshold — 2.0V max.
- ☐ High input impedance
- ☐ Low input capacitance
- ☐ Fast switching speeds
- ☐ Low on resistance
- ☐ Free from secondary breakdown
- ☐ Low input and output leakage
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Logic level interface – ideal for TTL and CMOS
- ☐ Solid state relays
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Analog switches
- ☐ General purpose line driver
- ☐ Telecom switches

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-92



SO-8

Note: See Package Outline section for dimensions.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}*	I_{DRM}
TO-92	0.4A	2.0A	1.0W	125	170	0.4A	2.0A

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	TN2640	400			V	V_{GS} = 0, I_D = 1mA
		TN2635	350				
$V_{GS(th)}$	Gate Threshold Voltage		0.8		2.0	V	V_{GS} = V_{DS}, I_D= 2mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-2.5	-4.0	mV/°C	V_{GS} = V_{DS}, I_D= 2mA
I_{GSS}	Gate Body Leakage				100	nA	V_{GS} = ± 20V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current				10	µA	V_{GS} = 0, V_{DS} = Max Rating
					1	mA	V_{GS} = 0, V_{DS} = 0.8 Max Rating T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current		1.5	3.5		A	V_{GS} = 5V, V_{DS} = 25V
			2.0	4.0			V_{GS} = 10V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			3.2	5.0	Ω	V_{GS} = 5V, I_D = 150mA
				3.0	5.0		V_{GS} = 10V, I_D = 500mA
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature				0.75	%/°C	V_{GS} = 10V, I_D = 500mA
G_{FS}	Forward Transconductance		200	330		m℧	V_{DS} = 25V, I_D = 100mA
C_{ISS}	Input Capacitance			180	225	pF	V_{GS} = 0, V_{DS} = 25V f = 1 MHz
C_{OSS}	Common Source Output Capacitance			35	70		
C_{RSS}	Reverse Transfer Capacitance			7	25		
$t_{d(ON)}$	Turn-ON Delay Time			4	15	ns	V_{DD} = 25V, I_D = 2A, R_{GEN} = 25Ω
t_r	Rise Time			15	20		
$t_{d(OFF)}$	Turn-OFF Delay Time			20	25		
t_f	Fall Time			22	27		
V_{SD}	Diode Forward Voltage Drop				0.9	V	V_{GS} = 0, I_{SD} = 200mA
t_{rr}	Reverse Recovery Time			300		ns	V_{GS} = 0, I_{SD} = 1A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





P-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$V_{GS(th)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package			
				TO-39	TO-92	TO-243AA*	DICE†
-20V	4.0Ω	-2.4V	-0.85A	TP0102N2	TP0102N3	—	TP0102ND
-40V	4.0Ω	-2.4V	-0.85A	TP0104N2	TP0104N3	TP0104N8	TP0104ND

* Same as SOT-89. For carrier tape reels specify P023 for 1,000 units or P024 for 2,000 units.
† MIL visual screening available

Features

- ☐ Low threshold — 2.4V max.
- ☐ High input impedance
- ☐ Low input capacitance
- ☐ Fast switching speeds
- ☐ Low on resistance
- ☐ Free from secondary breakdown
- ☐ Low input and output leakage
- ☐ Complementary N- and P-channel devices

Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Applications

- ☐ Logic level interface – ideal for TTL and CMOS
- ☐ Solid state relays
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Analog switches
- ☐ General purpose line driver
- ☐ Telecom switches

Package Options



TO-243AA
(SOT-89)



TO-39



TO-92

Note: See Package Outline section for discrete pinouts.

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* For TO-39 and TO-92, distance of 1.6 mm from case for 10 seconds.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}*	I_{DRM}
TO-39	-0.9A	-2.0A	3.5W	35	125	-0.90A	-2.0A
TO-92	-0.5A	-2.0A	1.0W	125	170	-0.50A	-2.0A
TO-243AA	-0.26A	-2.0A	1.6W	15	78†	-0.26A	-2.0A

* I_D (continuous) is limited by max rated T_j.
† Mounted on FR5 board, 25mm x 25mm x 1.57mm. Significant P_D increase possible on ceramic substrate.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	TP0104	-40			V	V_{GS} = 0, I_D = -1.0mA
		TP0102	-20				
$V_{GS(th)}$	Gate Threshold Voltage		-1.0		-2.4	V	V_{GS} = V_{DS}, I_D = -1.0mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-5.8	-6.5	mV/°C	V_{GS} = V_{DS}, I_D = -1.0mA
I_{GSS}	Gate Body Leakage			-1.0	-100	nA	V_{GS} = ±20V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current				-10	µA	V_{GS} = 0, V_{DS} = Max Rating
					-1	mA	V_{GS} = 0, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current			-0.08		A	V_{GS} = -3V, V_{DS} = -20V
			-0.25	-0.50			V_{GS} = -5V, V_{DS} = -20V
			-0.85	-1.70			V_{GS} = -10V, V_{DS} = -20V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			15		Ω	V_{GS} = -3V, I_D = -25mA
				4.7	7.5		V_{GS} = -5V, I_D = -0.1A
				2.5	4.0		V_{GS} = -10V, I_D = -0.5A
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			0.55	1.0	%/°C	I_D = -0.5A, V_{GS} = -10V
G_{FS}	Forward Transconductance		225	250		m℧	V_{DS} = -20V, I_D = -0.5A
C_{ISS}	Input Capacitance				60	pF	V_{GS} = 0, V_{DS} = -20V, f = 1 MHz
C_{OSS}	Common Source Output Capacitance				50		
C_{RSS}	Reverse Transfer Capacitance				25		
$t_{d(ON)}$	Turn-ON Delay Time			4.0	6.0	ns	V_{DD} = -20V, I_D = -0.85A, R_{GEN} = 25Ω
t_r	Rise Time			7.0	10		
$t_{d(OFF)}$	Turn-OFF Delay Time			3.0	9.0		
t_f	Fall Time			4.0	13		
V_{SD}	Diode Forward Voltage Drop			-1.2	-2.0	V	I_{SD} = -0.25A, V_{GS} = 0
t_{rr}	Reverse Recovery Time			300		ns	I_{SD} = -0.25A, V_{GS} = 0

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



V$_{(th)}$ and R$_{DS}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



P-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	$V_{GS(th)}$ (max)	Order Number / Package			
				TO-39	TO-92	SOW-20*	DICE†
-20V	2.0Ω	-2.0A	-2.4V	TP0602N2	TP0602N3	—	TP0602ND
-40V	2.0Ω	-2.0A	-2.4V	TP0604N2	TP0604N3	TP0604WG	TP0604ND

* Same as SO-20 with 300 mil wide body.
† MIL visual screening available

High Reliability Devices
See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ Low threshold — -2.4V max.
- ☐ High input impedance
- ☐ Low input capacitance — 95 pF typical
- ☐ Fast switching speeds
- ☐ Low on resistance
- ☐ Free from secondary breakdown
- ☐ Low input and output leakage
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Logic level interface – ideal for TTL and CMOS
- ☐ Solid state relays
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Analog switches
- ☐ General purpose line driver
- ☐ Telecom switches

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options


TO-39


TO-92


SOW-20

Note 1: See Package Outline section for discrete pinouts.
Note 2: See Array section for quad pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}*	I_{DRM}
TO-39	-2.0A	-4.8A	6W	20.8	125	-2.0A	-4.8A
TO-92	-0.75A	-4.2A	1W	125	170	-0.75A	-4.2A
SOW-20	Refer to Arrays & Special Functions Section						

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	TP0604	-40			V	V_{GS} = 0, I_D = -2.0mA
		TP0602	-20				
$V_{GS(th)}$	Gate Threshold Voltage		-1.0		-2.4	V	V_{GS} = V_{DS}, I_D = -1.0mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-3.0	-4.5	mV/°C	V_{GS} = V_{DS}, I_D = -1.0mA
I_{GSS}	Gate Body Leakage				-100	nA	V_{GS} = ±20V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current				-10	µA	V_{GS} = 0, V_{DS} = Max Rating
					-1.0	mA	V_{GS} = 0, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current		-0.4	-0.6		A	V_{GS} = -5V, V_{DS} = -20V
			-2.0	-3.3			V_{GS} = -10V, V_{DS} = -20V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			2.0	3.5	Ω	V_{GS} = -5V, I_D = -250mA
				1.5	2.0		V_{GS} = -10V, I_D = -1.0A
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			0.75	1.2	%/°C	V_{GS} = -10V, I_D = -1.0A
G_{FS}	Forward Transconductance		0.4	0.6		℧	V_{DS} = -20V, I_D = -1.0A
C_{ISS}	Input Capacitance			95	150	pF	V_{GS} = 0, V_{DS} = -20V, f = 1 MHz
C_{OSS}	Common Source Output Capacitance			85	120		
C_{RSS}	Reverse Transfer Capacitance			35	60		
$t_{d(ON)}$	Turn-ON Delay Time			5.0	8	ns	V_{DD} = -20V, I_D = -1.0A, R_{GEN} = 25Ω
t_r	Rise Time			7.0	18		
$t_{d(OFF)}$	Turn-OFF Delay Time			10	15		
t_f	Fall Time			6.0	19		
V_{SD}	Diode Forward Voltage Drop			-1.3	-2.0	V	V_{GS} = 0, I_{SD} = -1.5A
t_{rr}	Reverse Recovery Time			300		ns	V_{GS} = 0, I_{SD} = -1.5A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



V$_{(th)}$ and R$_{DS}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



P-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	$V_{GS(th)}$ (max)	Order Number / Package					
				TO-39	TO-92	TO-220	Quad P-DIP	Quad C-DIP*	DICE†
-60V	3.5Ω	-1.5A	-2.4V	TP0606N2	TP0606N3	TP0606N5	TP0606N6	TP0606N7	TP0606ND
-100V	3.5Ω	-1.5A	-2.4V	TP0610N2	TP0610N3	TP0610N5	—	—	TP0610ND

* 14 pin side brazed ceramic DIP
† MIL visual screening available

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ Low threshold — -2.4V max
- ☐ High input impedance
- ☐ Low input capacitance — 80 pF typical
- ☐ Fast switching speeds
- ☐ Low on resistance
- ☐ Free from secondary breakdown
- ☐ Low input and output leakage
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Logic level interface – ideal for TTL and CMOS
- ☐ Solid state relays
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Analog switches
- ☐ General purpose line driver
- ☐ Telecom switches

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



Note 1: See Package Outline section for discrete pinouts.
Note 2: See Array section for quad pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}*	I_{DRM}
TO-39	-1.0A	-4.0A	6W	20.8	125	-1.0A	-4.0A
TO-92	-0.5A	-3.5A	1W	125	170	-0.5A	-3.5A
TO-220	-2.0A	-4.5A	45W	2.7	70	-2.0A	-4.5A
Plastic Dip	Refer to Arrays & Special Functions Section.						
Ceramic Dip							

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	TP0610	-100			V	V_{GS} = 0, I_D = -2.0mA
		TP0606	-60				
$V_{GS(th)}$	Gate Threshold Voltage		-1.0		-2.4	V	V_{GS} = V_{DS}, I_D = -1.0mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature				-5.0	mV/°C	V_{GS} = V_{DS}, I_D = -1.0mA
I_{GSS}	Gate Body Leakage				-100	nA	V_{GS} = ±20V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current				-10	µA	V_{GS} = 0, V_{DS} = Max Rating
					-1.0	mA	V_{GS} = 0, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current		-0.4	-0.6		A	V_{GS} = -5V, V_{DS} = -25V
			-1.5	-2.5			V_{GS} = -10V, V_{DS} = -25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			5.0	7.0	Ω	V_{GS} = -5V, I_D = -250mA
				3.0	3.5		V_{GS} = -10V, I_D = -0.75A
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature				1.7	%/°C	V_{GS} = -10V, I_D = -0.75A
G_{FS}	Forward Transconductance		300	400		m℧	V_{DS} = -25V, I_D = -0.75A
C_{ISS}	Input Capacitance			80	150	pF	V_{GS} = 0, V_{DS} = -25V, f = 1 MHz
C_{OSS}	Common Source Output Capacitance			50	85		
C_{RSS}	Reverse Transfer Capacitance			15	35		
$t_{d(ON)}$	Turn-ON Delay Time				10	ns	V_{DD} = -25V, I_D = -1.0A, R_{GEN} = 25Ω
t_r	Rise Time				15		
$t_{d(OFF)}$	Turn-OFF Delay Time				20		
t_f	Fall Time				15		
V_{SD}	Diode Forward Voltage Drop				-1.8	V	V_{GS} = 0, I_{SD} = -1.0A
t_{rr}	Reverse Recovery Time			300		ns	V_{GS} = 0, I_{SD} = -1.0A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



V$_{(th)}$ and R$_{DS}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



Supertex inc.

P-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number/Package
			TO-236AB*
-60V	10Ω	-50mA	TP0610T

Product marking for SOT-23:

T50✱

where ✱ = 2-week alpha date code

*Same as SOT-23. All units shipped on 3,000 piece carrier tape reels.

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Applications

- ☐ Logic level interface – ideal for TTL and CMOS
- ☐ Solid state relays
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Analog switches
- ☐ General purpose line driver
- ☐ Telecom switches

Package Options



SOT-23

Note: See package outline section for dimensions.

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}*	I_{DRM}
SOT-23	-120mA	-400mA	0.36W	350	200	-120mA	-400mA

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	-60			V	V_{GS} = 0V, I_D = -10µA
$V_{GS(th)}$	Gate Threshold Voltage	-1.0		-2.4	V	V_{GS} = V_{DS}, I_D = -1.0mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			6.5	mV/°C	V_{GS} = V_{DS}, I_D = -1.0mA
I_{GSS}	Gate Body Leakage			±10	nA	V_{GS} = ±20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current			-1	µA	V_{GS} = 0V, V_{DS} = Max Rating
				-200	µA	V_{GS} = 0V, V_{DS} = 0.8 Max Rating T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current	-50			mA	V_{GS} = -4.5V, V_{DS} = -10V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			25	Ω	V_{GS} = -4.5V, I_D = -25mA
				10	Ω	V_{GS} = -10V, I_D = -0.2A
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			1.0	%/°C	V_{GS} = -10V, I_D = -0.2A
G_{FS}	Forward Transconductance	60			m℧	V_{DS} = -10V, I_D = -0.1A
C_{ISS}	Input Capacitance			60	pF	V_{GS} = 0V, V_{DS} = -25V f = 1 MHz
C_{OSS}	Common Source Output Capacitance			30		
C_{RSS}	Reverse Transfer Capacitance			10		
$t_{d(ON)}$	Turn-ON Delay Time			10	ns	V_{DD} = -25V I_D = -0.18A R_{GEN} = 25Ω
t_r	Rise Time			15		
$t_{d(OFF)}$	Turn-OFF Delay Time			15		
t_f	Fall Time			20		
V_{SD}	Diode Forward Voltage Drop			-2.0	V	V_{GS} = 0V, I_{SD} = -0.12A
t_{rr}	Reverse Recovery Time		400		ns	V_{GS} = 0V, I_{SD} = -0.4A

Notes:

1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit



Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV_{DSS} Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



$V_{GS(th)}$ and $R_{DS(ON)}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



P-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	$V_{GS(th)}$ (max)	Order Number / Package			
				TO-39	TO-92	TO-220	DICE†
-160V	12Ω	-0.75A	-2.4V	TP0616N2	TP0616N3	TP0616N5	TP0616ND
-200V	12Ω	-0.75A	-2.4V	TP0620N2	TP0620N3	TP0620N5	TP0620ND

† MIL visual screening available

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ Low threshold — -2.4 V max
- ☐ High input impedance
- ☐ Low input capacitance — 85 pF typical
- ☐ Fast switching speeds
- ☐ Low on resistance
- ☐ Free from secondary breakdown
- ☐ Low input and output leakage
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Logic level interface – ideal for TTL and CMOS
- ☐ Solid state relays
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Analog switches
- ☐ General purpose line driver
- ☐ Telecom switches

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-39



TO-220



TO-92

Note: See Package Outline section for discrete pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}*	I_{DRM}
TO-39	-0.6A	-1.5A	6W	20.8	125	-0.6A	-1.5A
TO-92	-0.4A	-0.8A	1W	125	170	-0.4A	-0.8A
TO-220	-1.4A	-2.5A	45W	2.7	70	-1.4A	-2.5A

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	TP0620	-200			V	V_{GS} = 0, I_D = -2.0mA
		TP0616	-160				
$V_{GS(th)}$	Gate Threshold Voltage		-1.0		-2.4	V	V_{GS} = V_{DS}, I_D = -1.0mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature				-4.5	mV/°C	V_{GS} = V_{DS}, I_D = -1.0mA
I_{GSS}	Gate Body Leakage				-100	nA	V_{GS} = ±20V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current				-10	µA	V_{GS} = 0, V_{DS} = Max Rating
					-1.0	mA	V_{GS} = 0, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current		-0.25			A	V_{GS} = -5V, V_{DS} = -25V
			-0.75				V_{GS} = -10V, V_{DS} = -25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			9.0	15	Ω	V_{GS} = -5V, I_D = -0.1A
				7.0	12		V_{GS} = -10V, I_D = -0.2A
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature				1.7	%/°C	V_{GS} = -10V, I_D = -0.2A
G_{FS}	Forward Transconductance		100	150		m℧	V_{DS} = -25V, I_D = -0.4A
C_{ISS}	Input Capacitance			85	150	pF	V_{GS} = 0, V_{DS} = -25V, f = 1 MHz
C_{OSS}	Common Source Output Capacitance			30	85		
C_{RSS}	Reverse Transfer Capacitance			10	35		
$t_{d(ON)}$	Turn-ON Delay Time				10	ns	V_{DD} = -25V, I_D = -0.75A, R_{GEN} = 25Ω
t_r	Rise Time				15		
$t_{d(OFF)}$	Turn-OFF Delay Time				20		
t_f	Fall Time				16		
V_{SD}	Diode Forward Voltage Drop				-1.8	V	V_{GS} = 0, I_{SD} = -0.5A
t_{rr}	Reverse Recovery Time			300		ns	V_{GS} = 0, I_{SD} = -0.5A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit



Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



V$_{(th)}$ and R$_{DS}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



P-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$V_{GS(th)}$ (max)	Order Number/Package	
			TO-236AB*	TO-92
-50V	6Ω	-2.0V	TP2105K1	TP2105N3

*Same as SOT-23. All units shipped on 3,000 piece carrier tape reels.

Product marking for SOT-23:

P1L*

where * = 2-week alpha date code

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Applications

- ☐ Logic level interface – ideal for TTL and CMOS
- ☐ Solid state relays
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Analog switches
- ☐ General purpose line driver
- ☐ Telecom switches

Package Options



TO-236AB
(SOT-23)

TO-92

Note: See package outline section for dimensions.

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_A = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}*	I_{DRM}
SOT-23	-0.16A	-0.8A	0.36W	350	200	-0.16A	-0.8A
TO-92	-0.25A	-1.0A	0.74W	170	125	-0.25A	-1.0A

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	-50			V	V_{GS} = 0V, I_D = -1.0mA
$V_{GS(th)}$	Gate Threshold Voltage	-1.0		-2.0	V	V_{GS} = V_{DS}, I_D = -1.0mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature		5.8	6.5	mV/°C	V_{GS} = V_{DS}, I_D = -1.0mA
I_{GSS}	Gate Body Leakage		-1.0	-100	nA	V_{GS} = ±20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current			-10	µA	V_{GS} = 0V, V_{DS} = Max Rating
				-1	mA	V_{GS} = 0V, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current	-0.6			A	V_{GS} = -10V, V_{DS} = -25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			10	Ω	V_{GS} = -4.5V, I_D = -50mA
				6	Ω	V_{GS} = -10V, I_D = -0.5A
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature		0.55	1.0	%/°C	V_{GS} = -10V, I_D = -0.5A
G_{FS}	Forward Transconductance	150	200		m℧	V_{DS} = -25V, I_D = -0.5A
C_{ISS}	Input Capacitance		35	60	pF	V_{GS} = 0V, V_{DS} = -25V, f = 1 MHz
C_{OSS}	Common Source Output Capacitance		22	30		
C_{RSS}	Reverse Transfer Capacitance		8	10		
$t_{d(ON)}$	Turn-ON Delay Time		4	6	ns	V_{DD} = -25V, I_D = -0.5A, R_{GEN} = 25Ω
t_r	Rise Time		4	8		
$t_{d(OFF)}$	Turn-OFF Delay Time		5	9		
t_f	Fall Time		5	8		
V_{SD}	Diode Forward Voltage Drop		-1.2	-2.0	V	V_{GS} = 0V, I_{SD} = -0.5A
t_{rr}	Reverse Recovery Time		400		ns	V_{GS} = 0V, I_{SD} = -0.5A

Notes:

1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit



Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



VGS(th) and RDS(ON) Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



P-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$V_{GS(th)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package	
				TO-243AA*	DICE†
-20V	2.0Ω	-2.4V	-2.0A	—	TP2502ND
-40V	2.0Ω	-2.4V	-2.0A	TP2504N8	TP2504ND

* Same as SOT-89. For carrier tape reels specify P023 for 1,000 units or P024 for 2,000 units.
† MIL visual screening available.

Features

- ☐ Low threshold — -2.4V max.
- ☐ High input impedance
- ☐ Low input capacitance — 125 pF max.
- ☐ Fast switching speeds
- ☐ Low on resistance
- ☐ Free from secondary breakdown
- ☐ Low input and output leakage
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Logic level interface – ideal for TTL and CMOS
- ☐ Solid state relays
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Analog switches
- ☐ General purpose line driver
- ☐ Telecom switches

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) power transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-243AA
(SOT-89)

Note: See package outline section for dimensions.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_A = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}*	I_{DRM}
TO-243AA	-1.2A	-3.3A	1.6W†	15	78†	-1.2A	-3.3A

* I_D (continuous) is limited by max rated T_j.
† Mounted on FR5 board, 25mm x 25mm x 1.57mm. Significant P_D increase possible on ceramic substrate.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	TP2502	-20			V	V_{GS} = 0, I_D = -2mA
		TP2504	-40				
$V_{GS(th)}$	Gate Threshold Voltage		-1.0		-2.4	V	V_{GS} = V_{DS}, I_D= -1mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			3.0	4.5	mV/°C	V_{GS} = V_{DS}, I_D= -1mA
I_{GSS}	Gate Body Leakage				-100	nA	V_{GS} = ± 20V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current				-100	µA	V_{GS} = 0, V_{DS} = Max Rating
					-10.0	mA	V_{GS} = 0, V_{DS} = 0.8 Max Rating T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current		-0.4	-0.7		A	V_{GS} = -5V, V_{DS} = -15V
			-2.0	-3.3			V_{GS} = -10V, V_{DS} = -15V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			2.0	3.5	Ω	V_{GS} = -5V, I_D = -250mA
				1.5	2.0		V_{GS} = -10V, I_D = -1A
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			0.75	1.2	%/°C	V_{GS} = -10V, I_D = -1A
G_{FS}	Forward Transconductance		0.3	0.65		℧	V_{DS} = -15V, I_D = -1A
C_{ISS}	Input Capacitance				125	pF	V_{GS} = 0, V_{DS} = -20V f = 1 MHz
C_{OSS}	Common Source Output Capacitance				70		
C_{RSS}	Reverse Transfer Capacitance				25		
$t_{d(ON)}$	Turn-ON Delay Time				10	ns	V_{DD} = -20V, I_D = -1.0A, R_{GEN} = 25Ω
t_r	Rise Time				11		
$t_{d(OFF)}$	Turn-OFF Delay Time				15		
t_f	Fall Time				12		
V_{SD}	Diode Forward Voltage Drop			-1.3	-2.0	V	V_{GS} = 0, I_{SD} = -1.5A
t_{rr}	Reverse Recovery Time			300		ns	V_{GS} = 0, I_{SD} = -1.5A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit



Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Ambient Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV_{DSS} Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



$V_{(th)}$ and R_{DS} Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



P-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$V_{GS(th)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package	
				TO-243AA*	Dice†
-60V	3.5Ω	-2.4V	-1.5A	—	TP2506ND
-100V	3.5Ω	-2.4V	-1.5A	TP2510N8	TP2510ND

* Same as SOT-89. For carrier tape reels specify P023 for 1,000 units or P024 for 2,000 units.
† MIL visual screening available.

Features

- ☐ Low threshold — -2.4V max.
- ☐ High input impedance
- ☐ Low input capacitance — 125 pF max
- ☐ Fast switching speeds
- ☐ Low on resistance
- ☐ Free from secondary breakdown
- ☐ Low input and output leakage
- ☐ Complementary N- and P-channel devices

Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Applications

- ☐ Logic level interface – ideal for TTL and CMOS
- ☐ Solid state relays
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Analog switches
- ☐ General purpose line driver
- ☐ Telecom switches

Package Options



TO-243AA
(SOT-89)

Note: See package outline section for dimensions.

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_A = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}*	I_{DRM}
TO-243AA	-1.0A	-2.5A	1.6W†	15	78†	-1.0A	-2.5A

* I_D (continuous) is limited by max rated T_j.
† Mounted on FR5 board, 25mm x 25mm x 1.57mm. Significant P_D increase possible on ceramic substrate.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	TP2510	-100			V	V_{GS} = 0, I_D = -2mA
		TP2506	-60				
$V_{GS(th)}$	Gate Threshold Voltage		-1.0		-2.4	V	V_{GS} = V_{DS}, I_D= -1mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature				5.0	mV/°C	V_{GS} = V_{DS}, I_D= -1mA
I_{GSS}	Gate Body Leakage				-100	nA	V_{GS} = ± 20V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current				-10	µA	V_{GS} = 0, V_{DS} = Max Rating
					-1.0	mA	V_{GS} = 0, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current		-0.4	-0.6		A	V_{GS} = -5V, V_{DS} = -25V
			-1.5	-2.5			V_{GS} = -10V, V_{DS} = -25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			5.0	7.0	Ω	V_{GS} = -5V, I_D = -250mA
				2.0	3.5		V_{GS} = -10V, I_D = -0.75A
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature				1.7	%/°C	V_{GS} = -10V, I_D = -0.75A
G_{FS}	Forward Transconductance		300	360		m℧	V_{DS} = -25V, I_D = -0.75A
C_{ISS}	Input Capacitance			80	125	pF	V_{GS} = 0, V_{DS} = -25V, f = 1 MHz
C_{OSS}	Common Source Output Capacitance			40	70		
C_{RSS}	Reverse Transfer Capacitance			10	25		
$t_{d(ON)}$	Turn-ON Delay Time				10	ns	V_{DD} = -25V, I_D = -1.0A, R_{GEN} = 25Ω
t_r	Rise Time				15		
$t_{d(OFF)}$	Turn-OFF Delay Time				20		
t_f	Fall Time				15		
V_{SD}	Diode Forward Voltage Drop				-1.8	V	V_{GS} = 0, I_{SD} = -1.0A
t_{rr}	Reverse Recovery Time			300		ns	V_{GS} = 0, I_{SD} = -1.0A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Ambient Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



V$_{(th)}$ and R$_{DS}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



P-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$V_{GS(th)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package	
				TO-243AA*	DICE†
-160V	12Ω	-2.4V	-0.75A	—	TP2516ND
-200V	12Ω	-2.4V	-0.75A	TP2520N8	TP2520ND

* Same as SOT-89. For carrier tape reels specify P023 for 1,000 units or P024 for 2,000 units.
† MIL visual screening available.

Features

- ☐ Low threshold — -2.4V max.
- ☐ High input impedance
- ☐ Low input capacitance — 125 pF max.
- ☐ Fast switching speeds
- ☐ Low on resistance
- ☐ Free from secondary breakdown
- ☐ Low input and output leakage
- ☐ Complementary N- and P-channel devices

Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Applications

- ☐ Logic level interface – ideal for TTL and CMOS
- ☐ Solid state relays
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Analog switches
- ☐ General purpose line driver
- ☐ Telecom switches

Package Options



TO-243AA
(SOT-89)

Note: See package outline section for dimensions.

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_A = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}*	I_{DRM}
TO-243AA	-0.57A	-2.0A	1.6W	15	78†	-0.57A	-2.0A

* I_D (continuous) is limited by max rated T_j.
† Mounted on FR5 board, 25mm x 25mm x 1.57mm. Significant P_D increase possible on ceramic substrate.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	TP2520	-200			V	V_{GS} = 0, I_D = -2mA
		TP2516	-160				
$V_{GS(th)}$	Gate Threshold Voltage		-1.0		-2.4	V	V_{GS} = V_{DS}, I_D= -1mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature				4.5	mV/°C	V_{GS} = V_{DS}, I_D= -1mA
I_{GSS}	Gate Body Leakage				-100	nA	V_{GS} = ± 20V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current				-10	µA	V_{GS} = 0, V_{DS} = Max Rating
					-1.0	mA	V_{GS} = 0, V_{DS} = 0.8 Max Rating T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current		-0.25	-0.7		A	V_{GS} = -4.5V, V_{DS} = -25V
			-0.75	-2.1			V_{GS} = -10V, V_{DS} = -25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			10	15	Ω	V_{GS} = -4.5V, I_D = -100mA
				8.0	12		V_{GS} = -10V, I_D = -200mA
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature				1.7	%/°C	V_{GS} = -10V, I_D = -200mA
G_{FS}	Forward Transconductance		100	250		m℧	V_{DS} = -25V, I_D = -200mA
C_{ISS}	Input Capacitance			75	125	pF	V_{GS} = 0, V_{DS} = -25V f = 1 MHz
C_{OSS}	Common Source Output Capacitance			20	85		
C_{RSS}	Reverse Transfer Capacitance			10	35		
$t_{d(ON)}$	Turn-ON Delay Time				10	ns	V_{DD} = -25V, I_D = -0.75A, R_{GEN} = 25Ω
t_r	Rise Time				15		
$t_{d(OFF)}$	Turn-OFF Delay Time				20		
t_f	Fall Time				15		
V_{SD}	Diode Forward Voltage Drop				-1.8	V	V_{GS} = 0, I_{SD} = -0.5A
t_{rr}	Reverse Recovery Time			300		ns	V_{GS} = 0, I_{SD} = -0.5A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Ambient Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV_{DSS} Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



$V_{(th)}$ and R_{DS} Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



P-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$V_{GS(th)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package		
				TO-92	TO-243AA*	DICE†
-350V	25Ω	-2.4V	-0.4A	TP2535N3	—	TP2535ND
-400V	25Ω	-2.4V	-0.4A	TP2540N3	TP2540N8	TP2540ND

* Same as SOT-89. For carrier tape reels specify P023 for 1,000 units or P024 for 2,000 units.
† MIL visual screening available.

Features

- ☐ Low threshold — -2.4V max.
- ☐ High input impedance
- ☐ Low input capacitance — 125 pF max.
- ☐ Fast switching speeds
- ☐ Low on resistance
- ☐ Free from secondary breakdown
- ☐ Low input and output leakage
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Logic level interface – ideal for TTL and CMOS
- ☐ Solid state relays
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Analog switches
- ☐ General purpose line driver
- ☐ Telecom switches

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-243AA
(SOT-89)



TO-92

Note: See package outline section for dimensions.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_A = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}*	I_{DRM}
TO-92	-0.12A	-0.6A	0.74W	125	170	-0.12A	-0.6A
TO-243AA	-0.4A	-1.2A	1.6W†	15	78†	-0.4A	-1.2A

* I_D (continuous) is limited by max rated T_j.
† Mounted on FR5 Board, 25mm x 25mm x 1.57mm. Signficant P_D increase possible on ceramic substrate.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	TP2540	-400			V	V_{GS} = 0, I_D = -2mA
		TP2535	-350				
$V_{GS(th)}$	Gate Threshold Voltage		-1.0		-2.4	V	V_{GS} = V_{DS}, I_D = -1mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature				4.8	mV/°C	V_{GS} = V_{DS}, I_D = -1mA
I_{GSS}	Gate Body Leakage				-100	nA	V_{GS} = ±20V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current				-10	µA	V_{GS} = 0, V_{DS} = Max Rating
					-1.0	mA	V_{GS} = 0, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current		-0.2	-0.3		A	V_{GS} = -4.5V, V_{DS} = -25V
			-0.4	-1.1			V_{GS} = -10V, V_{DS} = -25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			20	30	Ω	V_{GS} = -4.5V, I_D = -100mA
				19	25		V_{GS} = -10V, I_D = -100mA
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature				0.75	%/°C	V_{GS} = -10V, I_D = -100mA
G_{FS}	Forward Transconductance		100	175		m℧	V_{DS} = -25V, I_D = -100mA
C_{ISS}	Input Capacitance			60	125	pF	V_{GS} = 0, V_{DS} = -25V, f = 1 MHz
C_{OSS}	Common Source Output Capacitance			20	70		
C_{RSS}	Reverse Transfer Capacitance			10	25		
$t_{d(ON)}$	Turn-ON Delay Time				10	ns	V_{DD} = -25V, I_D = -0.4A, R_{GEN} = 25Ω
t_r	Rise Time				10		
$t_{d(OFF)}$	Turn-OFF Delay Time				20		
t_f	Fall Time				13		
V_{SD}	Diode Forward Voltage Drop				-1.8	V	V_{GS} = 0, I_{SD} = -100mA
t_{rr}	Reverse Recovery Time			300		ns	V_{GS} = 0, I_{SD} = -100mA

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Ambient Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



V$_{(th)}$ and R$_{DS}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



Preliminary

P-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$V_{GS(th)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package		
				SO-8	TO-92	DICE†
-350V	15Ω	-2.0V	-0.7A	–	TP2635N3	TP2635ND
-400V	15Ω	-2.0V	-0.7A	TP2640LG	TP2640N3	TP2640ND

† MIL visual screening available.

Features

- ☐ Low threshold — -2.0V max.
- ☐ High input impedance
- ☐ Low input capacitance
- ☐ Fast switching speeds
- ☐ Low on resistance
- ☐ Free from secondary breakdown
- ☐ Low input and output leakage
- ☐ Complementary N- and P-channel devices

Low Threshold DMOS Technology

These low threshold enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where very low threshold voltage, high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Applications

- ☐ Logic level interface – ideal for TTL and CMOS
- ☐ Solid state relays
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Analog switches
- ☐ General purpose line driver
- ☐ Telecom switches

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Package Options



SGD

TO-92



SO-8

Note: See package outline section for dimensions.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}*	I_{DRM}
SO-8	-700mA	-1.25A	1.3W†	24	96†	-700mA	-1.25A
TO-92	-200mA	-0.8A	1.0W	125	170	-200mA	-0.8A

* I_D (continuous) is limited by max rated T_j.
† Mounted on FR4 board, 25mm x 25mm x 1.57mm.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	TP2640	-400			V	V_{GS} = 0, I_D = -2.0mA
		TP2635	-350				
$V_{GS(th)}$	Gate Threshold Voltage		-0.8		-2.0	V	V_{GS} = V_{DS}, I_D= -1.0mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature				5.0	mV/°C	V_{GS} = V_{DS}, I_D= -1.0mA
I_{GSS}	Gate Body Leakage				-100	nA	V_{GS} = ± 20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current				-1	µA	V_{GS} = 0V, V_{DS} = -100V
					-10	µA	V_{GS} = 0V, V_{DS} = Max Rating
					-1	mA	V_{GS} = 0V, V_{DS} = 0.8 Max Rating T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current		0.7			A	V_{GS} = -10V, V_{DS} = -25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			12	15	Ω	V_{GS} = -2.5V, I_D = -20mA
				11	15		V_{GS} = -4.5V, I_D = -150mA
				11	15		V_{GS} = -10V, I_D = -300mA
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature				0.75	%/°C	V_{GS} = -10V, I_D = -300mA
G_{FS}	Forward Transconductance		200			m℧	V_{DS} = -25V, I_D = -300mA
C_{ISS}	Input Capacitance				300	pF	V_{GS} = 0V, V_{DS} = -25V f = 1 MHz
C_{OSS}	Common Source Output Capacitance				50		
C_{RSS}	Reverse Transfer Capacitance				12		
$t_{d(ON)}$	Turn-ON Delay Time				10	ns	V_{DD} = -25V, I_D = -300mA, R_{GEN} = 25Ω
t_r	Rise Time				15		
$t_{d(OFF)}$	Turn-OFF Delay Time				60		
t_f	Fall Time				40		
V_{SD}	Diode Forward Voltage Drop				-1.8	V	V_{GS} = 0V, I_{SD} = -200mA
t_{rr}	Reverse Recovery Time			300		ns	V_{GS} = 0V, I_{SD} = -200mA

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Chapter 8 – DMOS N-Channel MOSFETs

Supertex inc.

N-Channel Enhancement-Mode Vertical DMOS FET

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package
			TO-39
35V	1.8Ω	1.5A	2N6659

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Motor control
- ☐ Converters
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	±20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-39

Note 1: See Package Outline section for discrete pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W
TO-39	1.4A	3A	6.25W	125	20

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	35			V	I_D = 10μA, V_{GS} = 0
$V_{GS(th)}$	Gate Threshold Voltage	0.8		2.0	V	V_{GS} = V_{DS}, I_D = 1mA
I_{GSS}	Gate Body Leakage			100	nA	V_{GS} = ±15V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current			10	μA	V_{GS} = 0, V_{DS} = Max Rating
				500		V_{GS} = 0, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current	1.5			A	V_{GS} = 10V, V_{DS} = 10V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			5	Ω	V_{GS} = 5V, I_D = 0.3A
				1.8		V_{GS} = 10V, I_D = 1A
G_{FS}	Forward Transconductance	170			m℧	V_{DS}= 10V, I_D = 0.5A
C_{ISS}	Input Capacitance			50	pF	V_{GS} = 0, V_{DS} = 24V, f = 1 MHz
C_{OSS}	Common Source Output Capacitance			40		
C_{RSS}	Reverse Transfer Capacitance			10		
$t_{(ON)}$	Turn-ON Time			10	ns	V_{DD} = 25V, I_D = 1A, R_{GEN} = 25Ω
$t_{(OFF)}$	Turn-OFF Time			10		
V_{SD}	Diode Forward Voltage Drop		1.2	1.8	V	I_{SD} = 1.4A, V_{GS} = 0

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300μs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package
			TO-39
60V	3.0Ω	1.5A	2N6660
90V	4.0Ω	1.5A	2N6661

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Motor control
- ☐ Converters
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-39

Note 1: See Package Outline section for discrete pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}*	I_{DRM}
2N6660	1.1A	3A	6.25W	20	125	1.1A	3.0A
2N6661	0.9A	3A	6.25W	20	125	0.9A	3.0A

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	2N6660	60			V	V_{GS} = 0, I_D = 10μA
		2N6661	90				
$V_{GS(th)}$	Gate Threshold Voltage		0.8		2.0	V	V_{GS} = V_{DS}, I_D =1mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-3.8	-5.5	mV/°C	V_{GS} = V_{DS}, I_D =1mA
I_{GSS}	Gate Body Leakage				100	nA	V_{GS} = ± 20V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current				10	μA	V_{GS} = 0, V_{DS} = Max Rating
					500		V_{GS} = 0, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current		1.5			A	V_{GS} = 10, V_{DS} = 10V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance	All			5.0	Ω	V_{GS}= 5V, I_D = 0.3A
		2N6660			3.0		V_{GS} = 10V, I_D = 1A
		2N6661			4.0		V_{GS} = 10V, I_D = 1A
G_{FS}	Forward Transconductance		170			m℧	V_{DS} = 25V, I_D = 0.5A
C_{ISS}	Input Capacitance				50	pF	V_{GS} = 0, V_{DS} = 24V f = 1 MHz
C_{OSS}	Common Source Output Capacitance				40		
C_{RSS}	Reverse Transfer Capacitance				10		
$t_{(ON)}$	Turn-ON Time				10	ns	V_{DD} = 25V, I_D = 1A, R_{GEN} = 25Ω
$t_{(OFF)}$	Turn-OFF Time				10		
V_{SD}	Diode Forward Voltage Drop			1.2		V	V_{GS} = 0, I_{SD} = 1A
t_{rr}	Reverse Recovery Time			350		ns	V_{GS} = 0, I_{SD} = 1A

Notes:
1: All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300μs pulse, 2% duty cycle.)
2: All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





N-Channel Enhancement-Mode Vertical DMOS FET

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package
			TO-92
60V	5Ω	75mA	2N7000

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Motor control
- ☐ Converters
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 40V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-92

Note 1: See Package Outline section for discrete pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W
TO-92	200mA	500mA	1W	170	125

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	60			V	I_D = 10μA, V_{GS} = 0
$V_{GS(th)}$	Gate Threshold Voltage	0.8		3.0	V	V_{GS} = V_{DS}, I_D = 1mA
I_{GSS}	Gate Body Leakage			10	nA	V_{GS} = ±15V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current			1	μA	V_{GS} = 0, V_{DS} = 48V
				1	mA	V_{GS} = 0, V_{DS} = 48V T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current	75			mA	V_{GS} = 4.5V, V_{DS} = 10V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			5.3	Ω	V_{GS} = 4.5V, I_D = 75mA
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			5	Ω	V_{GS} = 10V, I_D = 0.5A
G_{FS}	Forward Transconductance	100			m℧	V_{DS} = 10V, I_D = 0.2A
C_{ISS}	Input Capacitance			60	pF	V_{GS} = 0V, V_{DS} = 25V f = 1 MHz
C_{OSS}	Common Source Output Capacitance			25		
C_{RSS}	Reverse Transfer Capacitance			5		
$t_{(ON)}$	Turn-ON Time			10	ns	V_{DD} = 15V, I_D = 0.5A, R_{GEN} = 25Ω
$t_{(OFF)}$	Turn-OFF Time			10		
V_{SD}	Diode Forward Voltage Drop		0.85		V	I_{SD} = 0.2A, V_{GS} = 0

Notes:

1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300μs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV_{DSS} Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



$V_{(th)}$ and R_{DS} Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



Supertex inc.

N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package
			TO-236AB*
60V	7.5Ω	0.5A	2N7002

*Same as SOT-23. All units shipped on 3,000 piece carrier tape reels.

Product marking for TO-236AB:

702✳

where ✳ = 2-week alpha date code

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Motor control
- ☐ Converters
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Driver (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-236AB

SOT-23

Note: See package outline section for dimensions.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_A = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}*	I_{DRM}
TO-236AB	115mA	800mA	0.36W	350	200	115mA	800mA

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	60			V	I_D = 10μA, V_{GS} = 0V
$V_{GS(th)}$	Gate Threshold Voltage	1.0		2.5	V	V_{GS} = V_{DS}, I_D = 250μA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-5.5	mV/°C	I_D = 250μA, V_{GS} = V_{DS}
I_{GSS}	Gate Body Leakage			±100	nA	V_{GS} = ±20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current			1	μA	V_{GS} = 0V, V_{DS} = Max Rating
				500	μA	V_{GS} = 0V, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current	500			mA	V_{GS} = 10V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			7.5	Ω	V_{GS} = 5V, I_D = 50mA
				7.5	Ω	V_{GS} = 10V, I_D = 0.5A
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			1.0	%/°C	I_D = 0.5A, V_{GS} = 10V
G_{FS}	Forward Transconductance	80			m℧	V_{DS} = 25V, I_D = 0.5A
C_{ISS}	Input Capacitance			50	pF	V_{GS} = 0V, V_{DS} = 25V, f = 1MHz
C_{OSS}	Common Source Output Capacitance			25		
C_{RSS}	Reverse Transfer Capacitance			5		
$t_{(ON)}$	Turn-ON Time			20	ns	V_{DD} = 30V, I_D = 0.2A, R_{GEN} = 25Ω
$t_{(OFF)}$	Turn-OFF Time			20		
V_{SD}	Diode Forward Voltage Drop		1.2		V	I_{SD} = 0.2A, V_{GS} = 0V
t_{rr}	Reverse Recovery Time		400		ns	I_{SD} = 0.8A, V_{GS} = 0V

Notes:

1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300μs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



$V_{GS(th)}$ and $R_{DS(ON)}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



Supertex inc.

N-Channel Enhancement-Mode Vertical DMOS FET

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package
			TO-92
240V	45Ω	150mA	2N7007

Features

- Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low C_{ISS} and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- High input impedance and high gain
- Complementary N- and P-channel devices

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Applications

- Motor control
- Converters
- Amplifiers
- Switches
- Power supply circuits
- Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Package Options



TO-92

Note 1: See Package Outline section for discrete pinouts.

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	±40V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W
TO-92	65mA	260mA	1W	170	125

*I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	240			V	I_D = 100µA, V_{GS} = 0
$V_{GS(th)}$	Gate Threshold Voltage	1		2.5	V	V_{GS} = V_{DS}, I_D = 250µA
I_{GSS}	Gate Body Leakage			10	nA	V_{GS} = ±20V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current			100	nA	V_{GS} = 0, V_{DS} = 120V
				1	µA	V_{GS} = 0, V_{DS} = 120V, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current	50			mA	V_{GS} = 4.5V, V_{DS} = 20V
		150				V_{GS} = 10V, V_{DS} = 20V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			45	Ω	V_{GS} = 4.5V, I_D = 20mA
				45		V_{GS} = 10V, I_D = 50mA
G_{FS}	Forward Transconductance	30			m℧	V_{DS} = 10V, I_D = 50mA
C_{ISS}	Input Capacitance			30	pF	V_{GS} = 0, V_{DS} = 25V, f = 1 MHz
C_{OSS}	Common Source Output Capacitance			15		
C_{RSS}	Reverse Transfer Capacitance			10		
$t_{(ON)}$	Turn-ON Time			30	ns	V_{DD} = 60V, I_D = 50 mA, R_{GEN} = 25Ω
$t_{(OFF)}$	Turn-OFF Time			20		
V_{SD}	Diode Forward Voltage Drop			1.2	V	I_{SD} = 65mA, V_{GS} = 0

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package
			TO-92
60V	7.5Ω	500mA	2N7008

Features

- Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low C_{ISS} and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- High input impedance and high gain
- Complementary N- and P-channel devices

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Applications

- Motor control
- Converters
- Amplifiers
- Switches
- Power supply circuits
- Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Package Options

TO-92

Note 1: See Package Outline section for discrete pinouts.

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 40V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W
TO-92	230mA	1.3A	1W	170	125

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	60			V	I_D = -10μA, V_{GS} = 0
$V_{GS(th)}$	Gate Threshold Voltage	1		2.5	V	V_{GS} = V_{DS}, I_D = 250μA
I_{GSS}	Gate Body Leakage			100	nA	V_{GS} = ±30V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current			1	μA	V_{GS} = 0, V_{DS} = 50V
				500	μA	V_{GS} = 0, V_{DS} = 50V T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current	500			mA	V_{GS} = 10V, V_{DS} ≥ 2$V_{DS(ON)}$
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			7.5	Ω	V_{GS} = 5V, I_D = 50mA
				7.5		V_{GS} = 10V, I_D = 500mA
G_{FS}	Forward Transconductance	80			m℧	V_{DS} = 10V, I_D = 0.2A
C_{ISS}	Input Capacitance			50	pF	V_{GS} = 0V, V_{DS} = 25V f = 1 MHz
C_{OSS}	Common Source Output Capacitance			25		
C_{RSS}	Reverse Transfer Capacitance			5		
$t_{(ON)}$	Turn-ON Time			20	ns	V_{DD} = 30V, I_D =200 mA, R_{GEN} = 25Ω
$t_{(OFF)}$	Turn-OFF Time			20		
V_{SD}	Diode Forward Voltage Drop			1.5	V	I_{SD} = 150mA, V_{GS} = 0

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300μs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package
			TO-236AB*
100V	6Ω	0.5A	BSS123

Product marking for TO-236AB:

SA✱

where ✱ = 2-week alpha date code

*Same as SOT-23. All units shipped on 3,000 piece carrier tape reels.

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Motor control
- ☐ Converters
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Driver (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-236AB (SOT-23)

Note: See package outline section for dimensions.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_A = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}*	I_{DRM}
TO-236AB	170mA	680mA	0.36W	350	200	170mA	680mA

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	100			V	I_D = 250µA, V_{GS} = 0V
$V_{GS(th)}$	Gate Threshold Voltage	0.8		2.0	V	V_{GS} = V_{DS}, I_D = 1mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-5.5	mV/°C	I_D = 1mA, V_{GS} = V_{DS}
I_{GSS}	Gate Body Leakage			±50	nA	V_{GS} = ±20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current			15	µA	V_{GS} = 0V, V_{DS} = 100V
				60	µA	V_{GS} = 0V, V_{DS} = 100V, T_A = 125°C
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			6	Ω	V_{GS} = 10V, I_D = 100mA
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			1.0	%/°C	I_D = 0.1A, V_{GS} = 10V
G_{FS}	Forward Transconductance	80			m℧	V_{DS} = 25V, I_D = 100mA
C_{ISS}	Input Capacitance			50	pF	V_{GS} = 0V, V_{DS} = 25V, f = 1MHz
C_{OSS}	Common Source Output Capacitance			25		
C_{RSS}	Reverse Transfer Capacitance			5		
$t_{d(ON)}$	Turn-ON Delay Time			5	ns	V_{DD} = 25V, I_D = 280mA, R_{GEN} = 25Ω
t_r	Rise Time			8		
$t_{d(OFF)}$	Turn-OFF Delay Time			9		
t_f	Fall Time			8		
V_{SD}	Diode Forward Voltage Drop		1.2		V	I_{SD} = 0.2A, V_{GS} = 0V
t_{rr}	Reverse Recovery Time		400		ns	I_{SD} = 0.8A, V_{GS} = 0V

Notes:

1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



V$_{GS(th)}$ and R $_{DS(ON)}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



Supertex inc.

Preliminary

N-Channel Enhancement-Mode DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package	
			TO-236AB*	Die
500V	1.0KΩ	3.0mA	LNE150K1	LNE150ND

*Same as SOT-23. All units shipped on 3,000 piece carrier tape reels.

Product marking for TO-236AB:

NEE✱

where ✱ = 2-week alpha date code

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain

Advanced DMOS Technology

This low threshold Enhancement-mode (normally-off) transistor utilizes an advanced DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Applications

- ☐ Logic level interface - ideal for TTL and CMOS
- ☐ Solid state relays
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Analog switches
- ☐ General purpose line driver
- ☐ Telecom switches

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	-0.7V to +10V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Package Options



TO-236AB (SOT-23)

Note: See package outline section for dimensions.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_A = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}	I_{DRM}
TO-236AB	3mA	20mA	0.36W	350	200	3mA	20mA

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	500			V	V_{GS} = 0V, I_D = 100µA
BV_{GSS}	Gate-to-Source Diode Breakdown Voltage	10			V	I_{GS} = 100µA
V_{SG}	Source-to-Gate diode Forward Voltage Drop			0.7	V	I_{SG} = 100µA
I_{SG}	Source-to-Gate Continuous Diode Current			3	mA	
$V_{GS(TH)}$	Gate Threshold Voltage	0.6		2.5	V	V_{GS} = V_{DS}, I_D = 1.0mA
$\Delta V_{GS(TH)}$	Change in $V_{GS(TH)}$ with Temperature			-4.5	mV/°C	V_{GS} = V_{DS}, I_D = 1.0mA
I_{GSS}	Gate Body Leakage Current			50	nA	V_{GS} = +5.0V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current			100	nA	V_{GS} =0V, V_{DS} = 500V
$I_{D(ON)}$	ON-State Drain Current	3			mA	V_{GS} = 5.0V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			1	KΩ	V_{GS} = 5.0V, I_D = 500µA
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			1.1	%/°C	V_{GS} = 0V, I_D = 500µA
C_{ISS}	Input Capacitance		12		pF	V_{GS} = 0V, V_{DS} = 25V, f=1.0MHz
C_{OSS}	Common Source Output Capacitance		2			
C_{RSS}	Reverse Transfer Capacitance		0.8			
t_{ON}	Turn-ON Time			10	ns	V_{GS} = 0 to 5V, R_{GEN} = 100Ω, V_{DD} = 1.0V, R_{load} = 200Ω
t_{OFF}	Turn-OFF Time			10		
V_{SD}	Diode forward Voltage Drop			1.8	V	V_{GS} = -10V, I_{SD} = 3.0mA

Notes:

1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





N-Channel Enhancement-Mode Vertical DMOS FET

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package						
			TO-39	TO-52	TO-92	TO-220	Quad P-DIP	Quad C-DIP*	DICE†
40V	3Ω	2.0A	VN0104N2	VN0104N9	VN0104N3	VN0104N5	VN0104N6	VN0104N7	VN0104ND
60V	3Ω	2.0A	VN0106N2	VN0106N9	VN0106N3	VN0106N5	VN0106N6	VN0106N7	VN0106ND
90V	3Ω	2.0A	VN0109N2	VN0109N9	VN0109N3	VN0109N5	—	—	VN0109ND

* 14 pin side brazed ceramic DIP
† MIL visual screening available

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Motor control
- ☐ Converters
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



Note 1: See package outline section for discrete pinout.
Note 2: See array section for quad pinout.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}*	I_{DRM}
TO-39	0.8A	2.5A	3.5W	125	35	0.8A	2.5A
TO-52	0.5A	2.0A	1.0W	170	125	0.5A	2.0A
TO-92	0.5A	2.0A	1.0W	170	125	0.5A	2.0A
TO-220	1.5A	2.5A	15.0W	70	8	1.5A	2.5A
Plastic DIP Ceramic DIP	See DMOS Arrays & Special Functions section						

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	VN0109	90			V	V_{GS} = 0, I_D = 1mA
		VN0106	60				
		VN0104	40				
$V_{GS(th)}$	Gate Threshold Voltage		0.8		2.4	V	V_{GS} = V_{DS}, I_D = 1mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-3.8	-5.5	mV/°C	V_{GS} = V_{DS}, I_D = 1mA
I_{GSS}	Gate Body Leakage				100	nA	V_{GS} = ± 20V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current				1	µA	V_{GS} = 0, V_{DS} = Max Rating
					100		V_{GS} = 0, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current		0.5	1.0		A	V_{GS} = 5V, V_{DS} = 25V
			2.0	2.5			V_{GS} = 10V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			3.0	5	Ω	V_{GS} = 5V, I_D = 250mA
				2.5	3		V_{GS} = 10V, I_D = 1A
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			0.70	1	%/°C	V_{GS} = 10V, I_D = 1A
G_{FS}	Forward Transconductance		300	450		m℧	V_{DS} = 25V, I_D = 0.5A
C_{ISS}	Input Capacitance			55	65	pF	V_{GS} = 0, V_{DS} = 25V, f = 1 MHz
C_{OSS}	Common Source Output Capacitance			20	25		
C_{RSS}	Reverse Transfer Capacitance			5	8		
$t_{d(ON)}$	Turn-ON Delay Time			3	5	ns	V_{DD} = 25V, I_D = 1A, R_{GEN} = 25Ω
t_r	Rise Time			5	8		
$t_{d(OFF)}$	Turn-OFF Delay Time			6	9		
t_f	Fall Time			5	8		
V_{SD}	Diode Forward Voltage Drop			1.2	1.8	V	V_{GS} = 0, I_{SD} =1.0A
t_{rr}	Reverse Recovery Time			400		ns	V_{GS} = 0, I_{SD} =1.0A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



V$_{(th)}$ and R$_{DS}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS}/ BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package			
			TO-3	TO-39	TO-220	Dice†
350V	2.5Ω	3A	VN0335N1	VN0335N2	VN0335N5	VN0335ND
400V	2.5Ω	3A	VN0340N1	VN0340N2	VN0340N5	VN0340ND

† MIL visual screening available

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Motor control
- ☐ Converters
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-39



TO-220



TO-3

Note: See package outline section for discrete pinout.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}*	I_{DRM}
TO-3	3.5A	8.0A	100W	30	1.25	3.5A	8.0A
TO-39	1.0A	7.0A	6W	125	20.8	1.0A	7.0A
TO-220	2.1A	8.0A	50W	40	2.5	2.1A	8.0A

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	VN0340	400			V	V_{GS} = 0, I_D = 10mA
		VN0335	350				
$V_{GS(th)}$	Gate Threshold Voltage		2		4	V	V_{GS} = V_{DS}, I_D = 10mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-4.8	-6.0	mV/°C	V_{GS} = V_{DS}, I_D = 10mA
I_{GSS}	Gate Body Leakage				100	nA	V_{GS} = ±20V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current				100	µA	V_{GS} = 0, V_{DS} = Max Rating
					2.0	mA	V_{GS} = 0, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current			5.0		A	V_{GS} = 5V, V_{DS} = 25V
			3.0	6.0			V_{GS} = 10V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			2.2		Ω	V_{GS} = 5V, I_D = 0.5A
				1.8	2.5		V_{GS} = 10V, I_D = 1A
$\Delta R_{DS(th)}$	Change in $R_{DS(th)}$ with Temperature			1	2	%/°C	V_{GS} = 10V, I_D = 1A
G_{FS}	Forward Transconductance		1	1.25		℧	V_{DS} = 25V, I_D = 1A
C_{ISS}	Input Capacitance			550	650	pF	V_{GS} = 0, V_{DS} = 25V, f = 1 MHz
C_{OSS}	Common Source Output Capacitance			75	125		
C_{RSS}	Reverse Transfer Capacitance			25	50		
$t_{d(ON)}$	Turn-ON Delay Time			12	20	ns	V_{DD} = 25V, I_D = 1A, R_{GEN} = 10Ω
t_r	Rise Time			12	20		
$t_{d(OFF)}$	Turn-OFF Delay Time			65	100		
t_f	Fall Time			20	30		
V_{SD}	Diode Forward Voltage Drop			1.1	1.5	V	V_{GS} = 0, I_{SD} = 1A
t_{rr}	Reverse Recovery Time			450		ns	V_{GS} = 0, I_{SD} = 1A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



V$_{(th)}$ and R$_{DS}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package			
			TO-3	TO-39	TO-220	Dice†
450V	4Ω	2A	VN0345N1	VN0345N2	VN0345N5	VN0345ND
500V	4Ω	2A	VN0350N1	VN0350N2	VN0350N5	VN0350ND

† MIL visual screening available

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Motor control
- ☐ Converters
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-39



TO-220

TO-3

Note: See package outline section for discrete pinout.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}*	I_{DRM}
TO-3	2.5A	5.0A	100W	30	1.25	2.5A	5.0A
TO-39	0.35A	4.5A	6W	125	20.8	0.35A	4.5A
TO-220	1.5A	5.0A	50W	40	2.5	1.5A	5.0A

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	VN0350	500			V	V_{GS} = 0, I_D = 10mA
		VN0345	450				
$V_{GS(th)}$	Gate Threshold Voltage		2		4	V	V_{GS} = V_{DS}, I_D = 10mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-7.0	-9.0	mV/°C	V_{GS} = V_{DS}, I_D = 10mA
I_{GSS}	Gate Body Leakage				100	nA	V_{GS} = ±20V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current				100	µA	V_{GS} = 0, V_{DS} = Max Rating
					2.0	mA	V_{GS} = 0, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current			2.6		A	V_{GS} = 5V, V_{DS} = 25V
			2.0	6.5			V_{GS} = 10V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			3.5		Ω	V_{GS} = 5V, I_D = 0.5A
				2.8	4.0		V_{GS} = 10V, I_D = 0.5A
$\Delta R_{DS(th)}$	Change in $R_{DS(th)}$ with Temperature			1	1.5	%/°C	V_{GS} = 10V, I_D = 0.5A
G_{FS}	Forward Transconductance		500	1000		m℧	V_{DS} = 25V, I_D = 0.5A
C_{ISS}	Input Capacitance			550	650	pF	V_{GS} = 0, V_{DS} = 25V, f = 1 MHz
C_{OSS}	Common Source Output Capacitance			90	125		
C_{RSS}	Reverse Transfer Capacitance			15	50		
$t_{d(ON)}$	Turn-ON Delay Time			8	15	ns	V_{DD} = 25V, I_D = 1A, R_{GEN} = 10Ω
t_r	Rise Time			8	15		
$t_{d(OFF)}$	Turn-OFF Delay Time			65	100		
t_f	Fall Time			15	25		
V_{SD}	Diode Forward Voltage Drop			1.3	1.8	V	V_{GS} = 0, I_{SD} = 1.0A
t_{rr}	Reverse Recovery Time			450		ns	V_{GS} = 0, I_{SD} = 0.5A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV_{DSS} Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



$V_{(th)}$ and R_{DS} Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package		
			TO-3	TO-220	Dice†
550V	6Ω	1.5A	VN0355N1	VN0355N5	VN0355ND
600V	6Ω	1.5A	VN0360N1	VN0360N5	VN0360ND

† MIL visual screening available

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Motor control
- ☐ Converters
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-3



TO-220

Note: See package outline section for discrete pinout.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}*	I_{DRM}
TO-3	2.5A	6A	100W	2.5	1.25	2.5A	6.0A
TO-220	1.5A	6A	50W	30	2.5	1.5A	6.0A

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	VN0360	600			V	V_{GS} = 0, I_D = 10mA
		VN0355	550				
$V_{GS(th)}$	Gate Threshold Voltage		2		4	V	V_{GS} = V_{DS}, I_D = 10mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-4.8	-6.0	mV/°C	V_{GS} = V_{DS}, I_D = 10mA
I_{GSS}	Gate Body Leakage				100	nA	V_{GS} = ±20V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current				100	µA	V_{GS} = 0, V_{DS} = Max Rating
					2.0	mA	V_{GS} = 0, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current			2.1		A	V_{GS} = 5V, V_{DS} = 25V
			1.5	3.2			V_{GS} = 10V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			4.5		Ω	V_{GS} = 5V, I_D = 0.5A
				4.0	6.0		V_{GS} = 10V, I_D = 0.5A
$\Delta R_{DS(th)}$	Change in $R_{DS(th)}$ with Temperature			1	2	%/°C	V_{GS} = 10V, I_D = 0.5A
G_{FS}	Forward Transconductance		0.5	0.6		℧	V_{DS} = 25V, I_D = 0.5A
C_{ISS}	Input Capacitance			550	650	pF	V_{GS} = 0, V_{DS} = 25V, f = 1 MHz
C_{OSS}	Common Source Output Capacitance			75	125		
C_{RSS}	Reverse Transfer Capacitance			25	50		
$t_{d(ON)}$	Turn-ON Delay Time			8	15	ns	V_{DD} = 25V, I_D = 0.5A, R_{GEN} = 10Ω
t_r	Rise Time			8	15		
$t_{d(OFF)}$	Turn-OFF Delay Time			65	100		
t_f	Fall Time			12	25		
V_{SD}	Diode Forward Voltage Drop			1.1	1.5	V	V_{GS} = 0, I_{SD} = 0.5A
t_{rr}	Reverse Recovery Time			450		ns	V_{GS} = 0, I_{SD} = 0.5A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



$V_{(th)}$ and R_{DS} Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



Supertex inc.

N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package	
			TO-39	TO-92
30V	1.2Ω	1.0A	VN0300B	VN0300L

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Motor control
- ☐ Converters
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 30V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-39



TO-92

Note: See package outline section for discrete pinout.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W
TO-39	1.51A	3A	5W	125	25
TO-92	0.64A	3A	1W	170	125

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	30			V	V_{GS} = 0, I_D =10µA
$V_{GS(th)}$	Gate Threshold Voltage	0.8		2.5	V	V_{GS} = V_{DS}, I_D = 1mA
I_{GSS}	Gate Body Leakage			100	nA	V_{GS} = ±30V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current			10	µA	V_{GS} = 0, V_{DS} = Max Rating
				500		V_{GS} = 0, V_{DS} = 30V T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current	1			A	V_{GS} = 0.1V, V_{DS} ≥ 2$V_{DS(ON)}$
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resostance			3.3	Ω	V_{GS} = 5V, I_D = 0.3A
				1.2		V_{GS} = 10V, I_D = 1A
G_{FS}	Forward Transconductance	200			m℧	V_{DS} = 10V, I_D = 0.5A
C_{ISS}	Input Capacitance			190	pF	V_{GS} = 0V, V_{DS} = 20V f = 1 MHz
C_{OSS}	Common Source Output Capacitance			110		
C_{RSS}	Reverse Transfer Capacitance			50		
$t_{(ON)}$	Turn-ON Time			30	ns	V_{DD} = 25V, I_D = 1.0A R_{GEN} = 25Ω
$t_{(OFF)}$	Turn-OFF Time			30		
V_{SD}	Diode Forward Voltage Drop		0.9		V	I_{SD} = 0.63A, V_{GS} = 0

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package		
			TO-39	TO-92	Dice†
350V	35Ω	250mA	VN0535N2	VN0535N3	VN0535ND
400V	35Ω	250mA	VN0540N2	VN0540N3	VN0540ND

† MIL visual screening available

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Motor control
- ☐ Converters
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-39



TO-92

Note: See package outline section for discrete pinout.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}*	I_{DRM}
TO-39	250mA	500mA	6.0W	125	20.8	250mA	500mA
TO-92	100mA	400mA	1.0W	170	125	100mA	400mA

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	VN0540	400			V	V_{GS} = 0, I_D = 1mA
		VN0535	350				
$V_{GS(th)}$	Gate Threshold Voltage		2		4	V	V_{GS} = V_{DS}, I_D = 1mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-3.5	-4.5	mV/°C	V_{GS} = V_{DS}, I_D = 1mA
I_{GSS}	Gate Body Leakage				100	nA	V_{GS} = ±20V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current				10	µA	V_{GS} = 0, V_{DS} = Max Rating
					500		V_{GS} = 0, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current			300		mA	V_{GS} = 5V, V_{DS} = 25V
			250	340			V_{GS} = 10V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			30		Ω	V_{GS} = 5V, I_D = 20mA
				25	35		V_{GS} = 10V, I_D = 0.1A
$\Delta R_{DS(th)}$	Change in $R_{DS(th)}$ with Temperature			0.9	1.5	%/°C	V_{GS} = 10V, I_D = 0.1A
G_{FS}	Forward Transconductance		100	180		m℧	V_{DS} = 25V, I_D = 0.1A
C_{ISS}	Input Capacitance			45	55	pF	V_{GS} = 0, V_{DS} = 25V, f = 1 MHz
C_{OSS}	Common Source Output Capacitance			8	10		
C_{RSS}	Reverse Transfer Capacitance			2	5		
$t_{d(ON)}$	Turn-ON Delay Time				10	ns	V_{DD} = 25V, I_D = 250mA, R_{GEN} = 25Ω
t_r	Rise Time				10		
$t_{d(OFF)}$	Turn-OFF Delay Time				10		
t_f	Fall Time				10		
V_{SD}	Diode Forward Voltage Drop			0.8		V	V_{GS} = 0, I_{SD} = 0.5A
t_{rr}	Reverse Recovery Time			400		ns	V_{GS} = 0, I_{SD} = 0.5A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV_{DSS} Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



$V_{(th)}$ and R_{DS} Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package		
			TO-39	TO-92	Dice†
450V	60Ω	150mA	VN0545N2	VN0545N3	VN0545ND
500V	60Ω	150mA	VN0550N2	VN0550N3	VN0550ND

† MIL visual screening available

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low C_{ISS} and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- High input impedance and high gain
- Complementary N- and P-channel devices

Applications

- Motor control
- Converters
- Amplifiers
- Switches
- Power supply circuits
- Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-39



TO-92

Note: See package outline section for discrete pinout.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}*	I_{DRM}
TO-39	100mA	300mA	6.0W	125	20.8	100mA	300mA
TO-92	50mA	250mA	1.0W	170	125	50mA	250mA

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	VN0550	500			V	V_{GS} = 0V, I_D = 1mA
		VN0545	450				
$V_{GS(th)}$	Gate Threshold Voltage		2		4	V	V_{GS} = V_{DS}, I_D = 1mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-3.8	-5.0	mV/°C	V_{GS} = V_{DS}, I_D = 1mA
I_{GSS}	Gate Body Leakage				100	nA	V_{GS} = ±20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current				10	µA	V_{GS} = 0V, V_{DS} = Max Rating
					1	mA	V_{GS} = 0V, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current			100		mA	V_{GS} = 5V, V_{DS} = 25V
			150	350			V_{GS} = 10V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			45		Ω	V_{GS} = 5V, I_D = 50mA
				40	60		V_{GS} = 10V, I_D = 50mA
$\Delta R_{DS(th)}$	Change in $R_{DS(th)}$ with Temperature			1	1.7	%/°C	V_{GS} = 10V, I_D = 50mA
G_{FS}	Forward Transconductance		50	100		m℧	V_{DS} = 25V, I_D = 50mA
C_{ISS}	Input Capacitance			45	55	pF	V_{GS} = 0, V_{DS} = 25V, f = 1 MHz
C_{OSS}	Common Source Output Capacitance			8	10		
C_{RSS}	Reverse Transfer Capacitance			2	5		
$t_{d(ON)}$	Turn-ON Delay Time				10	ns	V_{DD} = 25V, I_D = 150mA, R_{GEN} = 25Ω
t_r	Rise Time				15		
$t_{d(OFF)}$	Turn-OFF Delay Time				10		
t_f	Fall Time				10		
V_{SD}	Diode Forward Voltage Drop			0.8		V	V_{GS} = 0V, I_{SD} = 0.5A
t_{rr}	Reverse Recovery Time			300		ns	V_{GS} = 0V, I_{SD} = 0.5A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



V$_{(th)}$ and R$_{DS}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package			
			TO-39	TO-92	TO-220	Dice†
350V	10Ω	0.75A	VN0635N2	VN0635N3	VN0635N5	VN0635ND
400V	10Ω	0.75A	VN0640N2	VN0640N3	VN0640N5	VN0640ND

† MIL visual screening available

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Motor control
- ☐ Converters
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-39



TO-92



TO-220

Note: See package outline section for discrete pinout.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}*	I_{DRM}
TO-39	0.6A	2.5A	6W	125	21	0.6A	2.5A
TO-92	0.25A	1.5A	1W	170	125	0.25A	1.5A
TO-220	1.6A	2.5A	45W	70	2.7	1.6A	2.5A

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	VN0635	350			V	V_{GS} = 0V, I_D = 2mA
		VN0640	400				
$V_{GS(th)}$	Gate Threshold Voltage		1.0		4.0	V	$V_{GS} = V_{DS}$, I_D = 2mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature				-4.0	mV/°C	$V_{GS} = V_{DS}$, I_D = 2mA
I_{GSS}	Gate Body Leakage				100	nA	V_{GS} = ±20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current				10	µA	V_{GS} = 0, V_{DS} = Max Rating
					1	mA	V_{GS} = 0, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current			0.6		A	V_{GS} = 5V, V_{DS} = 25V
			0.75				V_{GS} = 10V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			8		Ω	V_{GS} = 5V, I_D = 100mA
				8	10		V_{GS} = 10V, I_D = 500mA
$\Delta R_{DS(th)}$	Change in $R_{DS(th)}$ with Temperature				0.75	%/°C	V_{GS} = 10V, I_D = 500mA
G_{FS}	Forward Transconductance		100	160		m℧	V_{DS} = 25V, I_D = 500mA
C_{ISS}	Input Capacitance			105	130	pF	V_{GS} = 0V, V_{DS} = 25V, f = 1 MHz
C_{OSS}	Common Source Output Capacitance			25	75		
C_{RSS}	Reverse Transfer Capacitance			10	20		
$t_{d(ON)}$	Turn-ON Delay Time				10	ns	V_{DD} = 25V, I_D = 0.5A, R_{GEN} = 25Ω
t_r	Rise Time				10		
$t_{d(OFF)}$	Turn-OFF Delay Time				20		
t_f	Fall Time				10		
V_{SD}	Diode Forward Voltage Drop				1.8	V	V_{GS} = 0V, I_{SD} = 0.5A
t_{rr}	Reverse Recovery Time			300		ns	V_{GS} = 0V, I_{SD} = 0.5A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



V$_{(th)}$ and R$_{DS}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package			
			TO-39	TO-92	TO-220	Dice†
450V	16Ω	0.5A	VN0645N2	VN0645N3	VN0645N5	VN0645ND
500V	16Ω	0.5A	VN0650N2	VN0650N3	VN0650N5	VN0650ND

† MIL visual screening available

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low C_{ISS} and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- High input impedance and high gain
- Complementary N- and P-channel devices

Applications

- Motor control
- Converters
- Amplifiers
- Switches
- Power supply circuits
- Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options


TO-39


TO-92


TO-220

Note: See package outline section for discrete pinout.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}*	I_{DRM}
TO-39	0.4A	1.5A	6W	125	21	0.4A	1.5A
TO-92	0.2A	1.0A	1W	170	125	0.2A	1.0A
TO-220	1.0A	1.5A	45W	70	2.7	1.0A	1.5A

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	VN0645	450			V	V_{GS} = 0V, I_D = 2mA
		VN0650	500				
$V_{GS(th)}$	Gate Threshold Voltage		2		4	V	V_{GS} = V_{DS}, I_D = 2mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature				-4.5	mV/°C	V_{GS} = V_{DS}, I_D = 2mA
I_{GSS}	Gate Body Leakage				100	nA	V_{GS} = ±20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current				10	µA	V_{GS} = 0V, V_{DS} = Max Rating
					1	mA	V_{GS} = 0V, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current			0.8		A	V_{GS} = 5V, V_{DS} = 25V
			0.5	1.1			V_{GS} = 10V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			12		Ω	V_{GS} = 5V, I_D = 100mA
				11	16		V_{GS} = 10V, I_D = 400mA
$\Delta R_{DS(th)}$	Change in $R_{DS(th)}$ with Temperature				0.75	%/°C	V_{GS} = 10V, I_D = 400mA
G_{FS}	Forward Transconductance		100			m℧	V_{DS} = 25V, I_D = 400mA
C_{ISS}	Input Capacitance			120	130	pF	V_{GS} = 0V, V_{DS} = 25V, f = 1 MHz
C_{OSS}	Common Source Output Capacitance			20	75		
C_{RSS}	Reverse Transfer Capacitance			10	20		
$t_{d(ON)}$	Turn-ON Delay Time				10	ns	V_{DD} = 25V, I_D = 0.5A, R_{GEN} = 25Ω
t_r	Rise Time				10		
$t_{d(OFF)}$	Turn-OFF Delay Time				20		
t_f	Fall Time				10		
V_{SD}	Diode Forward Voltage Drop				1.8	V	V_{GS} = 0V, I_{SD} = 0.4A
t_{rr}	Reverse Recovery Time			300		ns	V_{GS} = 0V, I_{SD} = 0.4A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



V$_{(th)}$ and R$_{DS}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package			
			TO-39	TO-92	TO-220	Dice†
550V	20Ω	0.25A	VN0655N2	VN0655N3	VN0655N5	VN0655ND
600V	20Ω	0.25A	VN0660N2	VN0660N3	VN0660N5	VN0660ND

†MIL visual screening available

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Motor control
- ☐ Converters
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-39



TO-92



TO-220

Note: See package outline section for discrete pinout.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}*	I_{DRM}
TO-39	0.35A	1.0A	6W	125	21	0.35A	1.0A
TO-92	0.15A	0.5A	1W	170	125	0.15A	0.5A
TO-220	0.75A	1.5A	45W	70	5	0.75A	1.5A

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	VN0655	550			V	V_{GS} = 0, I_D = 2mA
		VN0660	600				
$V_{GS(th)}$	Gate Threshold Voltage		2		4	V	V_{GS} = V_{DS}, I_D = 2mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature				-4.5	mV/°C	V_{GS} = V_{DS}, I_D = 2mA
I_{GSS}	Gate Body Leakage				100	nA	V_{GS} = ±20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current				10	µA	V_{GS} = 0, V_{DS} = Max Rating
					1	mA	V_{GS} = 0, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current			0.8		A	V_{GS} = 5V, V_{DS} = 25V
			0.25	1.0			V_{GS} = 10V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			17		Ω	V_{GS} = 5V, I_D = 100mA
				16	20		V_{GS} = 10V, I_D = 100mA
$\Delta R_{DS(th)}$	Change in $R_{DS(th)}$ with Temperature				0.75	%/°C	V_{GS} = 10V, I_D = 100mA
G_{FS}	Forward Transconductance		50	75		m℧	V_{DS} = 25V, I_D = 100mA
C_{ISS}	Input Capacitance			85	130	pF	V_{GS} = 0, V_{DS} = 25V, f = 1 MHz
C_{OSS}	Common Source Output Capacitance			25	75		
C_{RSS}	Reverse Transfer Capacitance			10	20		
$t_{d(ON)}$	Turn-ON Delay Time				10	ns	V_{DD} = 25V, I_D = 0.25A, R_{GEN} = 25Ω
t_r	Rise Time				10		
$t_{d(OFF)}$	Turn-OFF Delay Time				20		
t_f	Fall Time				13		
V_{SD}	Diode Forward Voltage Drop				1.8	V	V_{GS} = 0, I_{SD} = 100mA
t_{rr}	Reverse Recovery Time			300		ns	V_{GS} = 0, I_{SD} = 100mA

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV_{DSS} Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



$V_{(th)}$ and R_{DS} Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package
			TO-92
60V	3Ω	1.5A	VN0606L
60V	5Ω	0.75A	VN0610LL

Features

- Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low C_{ISS} and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- High input impedance and high gain
- Complementary N- and P-channel devices

Applications

- Motor control
- Converters
- Amplifiers
- Switches
- Power supply circuits
- Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	±30V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-92

Note: See package outline section for discrete pinout.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W
TO-92	0.33A	1.6A	1W	170	125

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	VN0610	60			V	V_{GS} = 0, I_D = 100μA
		VN0606	60				V_{GS} = 0, I_D = 10μA
$V_{GS(th)}$	Gate Threshold Voltage	VN0610	0.8		2.5	V	V_{GS} = V_{DS}, I_D = 1mA
		VN0606	0.8		2.0		
I_{GSS}	Gate Body Leakage				100	nA	V_{GS} = ± 30V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current				10	μA	V_{GS} = 0, V_{DS} = 50V
					500		V_{GS} = 0, V_{DS} = 50V, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current	VN0610	0.75			A	V_{GS} = 10, V_{DS} = 10V
		VN0606	1.5				V_{GS} = 10, V_{DS} = 10V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance	VN0610			7.5	Ω	V_{GS} = 5V, I_D = 0.2A
		VN0610			5.0		V_{GS} = 10V, I_D = 0.5A
		VN0606			3.0		V_{GS} = 10V, I_D = 1A
G_{FS}	Forward Transconductance		170			m℧	V_{DS} = 10V, I_D = 0.5A
C_{ISS}	Input Capacitance				50	pF	V_{GS} = 0, V_{DS} = 25V f = 1 MHz
C_{OSS}	Common Source Output Capacitance				25		
C_{RSS}	Reverse Transfer Capacitance				5		
$t_{(ON)}$	Turn-ON Time				10	ns	V_{DD} = 25V, I_D = 0.6A, R_{GEN} = 25Ω
$t_{(OFF)}$	Turn-OFF Time				10		
V_{SD}	Diode Forward Voltage Drop	VN0610		1.2		V	V_{GS} = 0, I_{SD} = 0.47A
		VN0606		0.85			V_{GS} = 0, I_{SD} = 0.47A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300μs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Supertex inc.

N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package
			TO-92
80V	4Ω	1.5A	VN0808L

Features

- Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low C_{ISS} and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- High input impedance and high gain
- Complementary N- and P-channel devices

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Applications

- Motor control
- Converters
- Amplifiers
- Switches
- Power supply circuits
- Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Package Options

TO-92

Note: See package outline section for discrete pinout.

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	±30V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W
TO-92	0.3A	1.9A	1W	170	125

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	80			V	I_D = 10µA, V_{GS} = 0
$V_{GS(th)}$	Gate Threshold Voltage	0.8		2.0	V	V_{GS} = V_{DS}, I_D = 1mA
I_{GSS}	Gate Body Leakage			100	nA	V_{GS} = ±15V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current			10	µA	V_{GS} = 0, V_{DS} = 80V
				500		V_{GS} = 0, V_{DS} = 0.8 x Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current	1.5			A	V_{GS} = 10V, V_{DS} = 10V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			4	Ω	V_{GS} = 10V, I_D = 1A
G_{FS}	Forward Transconductance	170			m℧	V_{DS} = 10V, I_D = 0.5A
C_{ISS}	Input Capacitance			50	pF	V_{GS} = 0V, V_{DS} = 25V, f = 1 MHz
C_{OSS}	Common Source Output Capacitance			40		
C_{RSS}	Reverse Transfer Capacitance			10		
$t_{(ON)}$	Turn-ON Time			10	ns	V_{DD} = 25V, I_D = 1A, R_{GEN} = 25Ω
$t_{(OFF)}$	Turn-OFF Time			10		
V_{SD}	Diode Forward Voltage Drop		0.85		V	I_{SD} = 0.35A, V_{GS} = 0

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Supertex inc.

N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

Standard Commercial Devices

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package	
			TO-52	TO-92
60V	5Ω	0.75A	VN10KN9	VN10KN3

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Motor control
- ☐ Converters
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 30V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-52



TO-92

Note: See package outline section for discrete pinout.

Thermal Characteristics

Package	I_D (continuous)[1,2]	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}	I_{DRM}
TO-52	0.31A	1.0A	1.0W	170	125	0.31A	1.0A
TO-92	0.31A	1.0A	1.0W	170	125	0.31A	1.0A

Notes:
1. I_D (continuous) is limited by max rated T_j.
2. VN0106N3 can be used if an I_D (continuous) of 0.5 is needed.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	VN10K	60			V	V_{GS} = 0V, I_D = 100µA
$V_{GS(th)}$	Gate Threshold Voltage		0.8		2.5	V	V_{GS} = V_{DS}, I_D = 1mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-3.8		mV/°C	V_{GS} = V_{DS}, I_D = 1mA
I_{GSS}	Gate Body Leakage				100	nA	V_{GS} = 15V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current				10	µA	V_{GS} = 0V, V_{DS} = 45V
					500	µA	V_{GS} = 0V, V_{DS} = 45V, T_A 125°C
$I_{D(ON)}$	ON-State Drain Current		0.75			A	V_{GS} = 10V, V_{DS} = 10V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance				7.5	Ω	V_{GS} = 5V, I_D = 0.2A
					5.0	Ω	V_{GS} = 10V, I_D = 0.5A
$\Delta R_{DS(th)}$	Change in $R_{DS(th)}$ with Temperature			0.7		%/°C	V_{GS} = 10V, I_D = 500mA,
G_{FS}	Forward Transconductance		100			m℧	V_{DS} = 10V, I_D = 500mA
C_{ISS}	Input Capacitance			48	60	pF	V_{DS} = 25V, V_{GS} = 0V f = 1 MHz
C_{OSS}	Common Source Output Capacitance			16	25		
C_{RSS}	Reverse Transfer Capacitance			2	5		
$t_{(ON)}$	Turn-ON Time				10	ns	V_{DD} = 15V, I_D = 0.6A, R_{GEN} = 25Ω
$t_{(OFF)}$	Turn-OFF Time				10		
V_{SD}	Diode Forward Voltage Drop			0.8		V	V_{GS} = 0V, I_{SD} = 0.5A
t_{rr}	Reverse Recovery Time			160		ns	V_{GS} = 0, I_{SD} = 0.5A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Switching Waveform



Typical Performance Curves

BV_{DSS} Variation with Temperature



On-Resistance vs. Gate-to-Source Voltage



Transfer Characteristics



Output Conductance vs Drain Current



Capacitance vs. Drain-to-Source Voltage



Transconductance vs Gate-Source Voltage



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package		
			TO-39	TO-92	TO-220
120V	6Ω	1.0A	VN1206B	VN1206L	VN1206D
120V	10Ω	1.0A	—	VN1210L	—

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Motor control
- ☐ Converters
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 30V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-39



TO-92



TO-220

Note: See package outline section for discrete pinout.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W
TO-39	0.59A	2.5A	5W	170	25
TO-92	0.23A	2.0A	1W	170	125
TO-220	1.19A	2.5A	20W	80	6.25

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage		120			V	V_{GS} = 0, I_D = 100µA
$V_{GS(th)}$	Gate Threshold Voltage		0.8		2.0	V	V_{GS} = V_{DS}, I_D = 1mA
I_{GSS}	Gate Body Leakage				100	nA	V_{GS} = ±15V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current				10	µA	V_{GS} = 0, V_{DS} = Max Rating
					500		V_{GS} = 0, V_{DS} = Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current		1.0			A	V_{GS} = 10V, V_{DS} = 10V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance	ALL			10	Ω	V_{GS} = 2.5V, I_D = 0.1A
		VN1206			6		V_{GS} = 10V, I_D = 0.5A
		VN1210			10		V_{GS} = 10V, I_D = 0.5A
G_{FS}	Forward Transconductance		300			m℧	V_{DS} = 10V, I_D = 0.5A
C_{ISS}	Input Capacitance				125	pF	V_{GS} = 0V, V_{DS} = 25V, f = 1 MHz
C_{OSS}	Common Source Output Capacitance				50		
C_{RSS}	Reverse Transfer Capacitance				20		
t_r	Rise Time				8	ns	V_{DD} = 60V, I_D = 0.4A, R_{GEN} = 25Ω
$t_{d(ON)}$	Turn-ON Delay Time				8		
t_f	Fall Time				12		
$t_{d(OFF)}$	Turn-OFF Delay Time				18		
V_{SD}	Diode Forward Voltage Drop	VN1210		1.2		V	I_{SD} = 0.12A, V_{GS} = 0
		VN1206		1.2		V	I_{SD} = 0.25A, V_{GS} = 0

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package		
			TO-243AA*	TO-39	TO-92
40V	8Ω	0.5A	—	VN1304N2	VN1304N3
60V	8Ω	0.5A	—	VN1306N2	VN1306N3
100V	8Ω	0.5A	VN1310N8	VN1310N2	VN1310N3

*Same as SOT-89. For carrier tape reels specify P023 for 1,000 units or P024 for 2,000 units.

8

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Motor control
- ☐ Converters
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-243AA
(SOT-89)



TO-39

TO-92

Note: See package outline section for dimensions.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}*	I_{DRM}
SOT-89	0.3A	1.3A	–	78	15	0.3A	1.3A
TO-39	0.4A	1.4A	3.0W	125	41	0.4A	1.4A
TO-92	0.25A	1.3A	1.0W	170	125	0.25A	1.3A

* I_D (continuous) is limited by max rated T_j.
† Mounted on FR5 board, 25mm x 25mm x 1.57mm. Significant P_D increase possible on ceramic substrate.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	VN1310	100			V	V_{GS} = 0V, I_D = 1mA
		VN1306	60				
		VN1304	40				
$V_{GS(th)}$	Gate Threshold Voltage		0.8		2.4	V	V_{GS} = V_{DS}, I_D = 1mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-3.9	-5.0	mV/°C	V_{GS} = V_{DS}, I_D = 1mA
I_{GSS}	Gate Body Leakage				100	nA	V_{GS} = ±20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current				1	µA	V_{GS} = 0V, V_{DS} = Max Rating
					100	µA	V_{GS} = 0V, V_{DS} = 0.8 Max Rating T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current		0.25	0.6		A	V_{GS} = 5V, V_{DS} = 25V
			0.50	1.4			V_{GS} = 10V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			5	15	Ω	V_{GS} = 5V, I_D = 50mA
				5	8		V_{GS} = 10V, I_D = 500mA
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			0.8	2	%/°C	V_{GS} = 10V, I_D = 500mA
G_{FS}	Forward Transconductance		120			m℧	V_{DS} = 25V, I_D = 500mA
C_{ISS}	Input Capacitance			27	35	pF	V_{GS} = 0V, V_{DS} = 25V f = 1 MHz
C_{OSS}	Common Source Output Capacitance			13	15		
C_{RSS}	Reverse Transfer Capacitance			3	5		
$t_{d(ON)}$	Turn-ON Delay Time			2	5	ns	V_{DD} = 25V I_D = 500mA R_{GEN} = 25Ω
t_r	Rise Time			2	5		
$t_{d(OFF)}$	Turn-OFF Delay Time			2	6		
t_f	Fall Time			2	5		
V_{SD}	Diode Forward Voltage Drop			1.0	1.3	V	V_{GS} = 0V, I_{SD} = 0.5A
t_{rr}	Reverse Recovery Time			350		ns	V_{GS} = 0V, I_{SD} = 0.5A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Ambient Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV_{DSS} Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



$V_{(th)}$ and R_{DS} Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package		
			TO-39	TO-92	TO-220
170V	6Ω	1.0A	VN1706B	VN1706L	VN1706D
170V	10Ω	1.0A	—	VN1710L	—

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low C_{ISS} and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- High input impedance and high gain
- Complementary N- and P-channel devices

Applications

- Motor control
- Converters
- Amplifiers
- Switches
- Power supply circuits
- Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 30V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options


TO-39


TO-92


TO-220

Note: See package outline section for discrete pinout.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W
TO-39	0.63A	3.0A	6.25W	170	20.8
TO-92	0.22A	2.3A	1W	170	125
TO-220	1.12A	3.0A	20W	80	6.25

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage		170			V	V_{GS} = 0V, I_D = 100µA
$V_{GS(th)}$	Gate Threshold Voltage		0.8		2.0	V	V_{GS} = V_{DS}, I_D = 1mA
I_{GSS}	Gate Body Leakage				100	nA	V_{GS} = 15V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current				10	µA	V_{GS} = 0V, V_{DS} = 120V
					500		V_{GS} = 0V, V_{DS} = 120V T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current		1.0			A	V_{GS} = 10V, V_{DS} = 10V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance	ALL			10	Ω	V_{GS} = 2.5V, I_D = 0.1A
		VN1710			10		V_{GS} = 10V, I_D = 0.5A
		VN1706			6		V_{GS} = 10V, I_D = 0.5A
G_{FS}	Forward Transconductance		300			m℧	V_{DS} = 10V, I_D = 0.5A
C_{ISS}	Input Capacitance				125	pF	V_{GS} = 0V, V_{DS} = 25V f = 1 MHz
C_{OSS}	Common Source Output Capacitance				50		
C_{RSS}	Reverse Transfer Capacitance				20		
t_r	Rise Time				8	ns	V_{DD} = 60V, I_D = 0.1A R_{GEN} = 25Ω
$t_{d(ON)}$	Turn-ON Delay Time				8		
t_f	Fall Time				12		
$t_{d(OFF)}$	Turn-OFF Delay Time				18		
V_{SD}	Diode Forward Voltage Drop	VN1710		1.2		V	I_{SD} = 0.19A, V_{GS} = 0V
		VN1706		1.2		V	I_{SD} = 1.4A, V_{GS} = 0V

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$V_{GS(th)}$ (max)	Order Number / Package
			TO-92
200V	10Ω	2.0V	VN2010L

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Motor control
- ☐ Converters
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)
- ☐ Telecom switching

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 30V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-92

Note: See package outline section for discrete pinout.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}*	I_{DRM}
TO-92	0.19A	0.8A	1W	170	125	0.19A	0.8A

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	200			V	V_{GS} = 0V, I_D= 100µA
$V_{GS(th)}$	Gate Threshold Voltage	0.8		2.0	V	V_{GS} = V_{DS}, I_D = 1mA
I_{GSS}	Gate Body Leakage			10	nA	V_{GS} = ±25V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current			1.0	µA	V_{GS} = 0V, V_{DS} = 160V
				100		V_{GS} = 0V, V_{DS} = 160V T_A = 125°C
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			10	Ω	V_{GS} = 4.5V, I_D = 50mA
$I_{D(ON)}$	ON-State Drain Current	100			mA	V_{GS} = 10V, V_{DS} = 10V
G_{FS}	Forward Transconductance	125			m℧	V_{DS} = 15V, I_D = 0.1A
C_{ISS}	Input Capacitance			60	pF	V_{GS} = 0V, V_{DS} = 25V f = 1 MHz
C_{OSS}	Common Source Output Capacitance			30		
C_{RSS}	Reverse Transfer Capacitance			15		
$t_{(ON)}$	Turn-ON Time			20	ns	V_{DD} = 25V, I_D = 0.1A R_{GEN} = 25Ω
$t_{(OFF)}$	Turn-OFF Time			30		
V_{SD}	Diode Forward Voltage Drop			1.8	V	V_{GS} = 0V, I_{SD} = 250mA

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	Order Number / Package			
		TO-92	20 Terminal Ceramic LCC	Die†	TO-236AB*
60V	4Ω	VN2106N3	VN2106NF	VN2106ND	-
100V	4Ω	VN2110N3	VN2110NF	VN2110ND	VN2110K1

Product marking for SOT-23:

N1A✱

where ✱ = 2-week alpha date code

†MIL visual screening available

*Same as SOT-23. All units shipped on 3,000 piece carrier tape reels.

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ Commercial and Military versions available
- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ High input impedance and high gain

Applications

- ☐ Motor control
- ☐ Converters
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Pin Configuration



top view

20-pin Ceramic LCC

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-92

Type "C" Leadless
20 Terminal
Ceramic Chip Carrier



TO-236AB
(SOT-23)

Note: See package outline section for discrete pinout.

Thermal Characteristics

Package	I_D (continuous)†	I_D (pulsed)	Power Dissipation* @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}†	I_{DRM}
TO-92	0.25A	1.0A	1.0W	170	125	0.25A	1.0A
20 Terminal LCC	0.46A	2.0A	1.25W	170	100	0.46A	2.0A
TO-236AB	0.2A	0.8A	0.36W	350	200	0.2A	0.8A

† I_D (continuous) is limited by max rated T_j.
* Total for package.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	VN2110	100			V	I_D = 1mA, V_{GS} = 0V
		VN2106	60				
$V_{GS(th)}$	Gate Threshold Voltage		0.8		2.4	V	V_{GS} = V_{DS}, I_D = 1mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-3.8	-5.5	mV/°C	I_D = 1mA, V_{GS} = V_{DS}
I_{GSS}	Gate Body Leakage			0.1	100	nA	V_{GS} = ±20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current				1	µA	V_{GS} = 0V, V_{DS} = Max Rating
					100	µA	V_{GS} = 0V, V_{DS} = 0.8 Max Rating T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current		0.6			A	V_{GS} = 10V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			4.5	6.0	Ω	V_{GS} = 5V, I_D = 75mA
				3.0	4.0	Ω	V_{GS} = 10V, I_D = 500mA
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			0.70	1.0	%/°C	I_D = 500mA, V_{GS} = 10V
G_{FS}	Forward Transconductance		150	400		m℧	V_{DS} = 25V, I_D =0.5A
C_{ISS}	Input Capacitance			35	50	pF	V_{GS} = 0V, V_{DS} = 25V, f = 1MHz
C_{OSS}	Common Source Output Capacitance			13	25		
C_{RSS}	Reverse Transfer Capacitance			4	5		
$t_{d(ON)}$	Turn-ON Delay Time			3	5	ns	V_{DD} = 25V I_D = 0.6A R_{GEN} = 25Ω
t_r	Rise Time			5	8		
$t_{d(OFF)}$	Turn-OFF Delay Time			6	9		
t_f	Fall Time			5	8		
V_{SD}	Diode Forward Voltage Drop			1.2	1.8	V	I_{SD} = 0.6A, V_{GS} = 0V
t_{rr}	Reverse Recovery Time			400		ns	I_{SD} = 0.6A, V_{GS} = 0V

Notes:

1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV_{DSS} Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



$V_{GS(th)}$ and $R_{DS(ON)}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package		
			TO-39	TO-92	Dice†
60V	0.35Ω	8A	VN2206N2	VN2206N3	VN2206ND
100V	0.35Ω	8A	VN2210N2	VN2210N3	VN2210ND

† MIL visual screening available

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Applications

- ☐ Motor control
- ☐ Converters
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Package Options


TO-39


TO-92

Note: See package outline section for discrete pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}*	I_{DRM}
TO-92	1.2A	8.0A	1.0W	170	125	1.2A	8.0A
TO-39	1.7A	10.0A	6.0W	125	21	1.7A	10.0A

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	VN2206	60			V	V_{GS} = 0V, I_D = 10mA
		VN2210	100				
$V_{GS(th)}$	Gate Threshold Voltage		0.8		2.4	V	V_{GS} = V_{DS}, I_D = 10mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-4.3	-5.5	mV/°C	V_{GS} = V_{DS}, I_D = 10mA
I_{GSS}	Gate Body Leakage			1	100	nA	V_{GS} = ±20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current				50	µA	V_{GS} = 0V, V_{DS} = Max Rating
					10	mA	V_{GS} = 0V, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current		3	4.5		A	V_{GS} = 5V, V_{DS} = 25V
			8	17			V_{GS} = 10V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			0.4	0.5	Ω	V_{GS} = 5V, I_D = 1A
				0.27	0.35		V_{GS} = 10V, I_D = 4A
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			0.85	1.2	%/°C	V_{GS} = 10V, I_D = 4A
G_{FS}	Forward Transconductance		1.5	2.0		℧	V_{DS} = 25V, I_D = 2A
C_{ISS}	Input Capacitance			300	500	pF	V_{GS} = 0V, V_{DS} = 25V, f = 1 MHz
C_{OSS}	Common Source Output Capacitance			125	200		
C_{RSS}	Reverse Transfer Capacitance			50	65		
$t_{d(ON)}$	Turn-ON Delay Time			10	15	ns	V_{DD} = 25V, I_D = 2A, R_{GEN} = 10Ω
t_r	Rise Time			10	15		
$t_{d(OFF)}$	Turn-OFF Delay Time			30	50		
t_f	Fall Time			30	50		
V_{SD}	Diode Forward Voltage Drop			1.0	1.6	V	V_{GS} = 0V, I_{SD} = 4A
t_{rr}	Reverse Recovery Time			500		ns	V_{GS} = 0V, I_{SD} = 1A

Notes:

1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



VGS(th) and RDS(ON) Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package			
			TO-39	TO-92	20-Pin C-Dip	Dice†
200V	1.25Ω	5.0A	VN2220N2	VN2220N3	–	VN2220ND
220V	1.25Ω	5.0A	–	–	VN2222NC	–
240V	1.25Ω	5.0A	VN2224N2	VN2224N3	–	VN2224ND

† MIL visual screening available

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain

Applications

- ☐ Motor control
- ☐ Converters
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

8

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options







top view
20-pin Ceramic Dip

Note: See package outline section for discrete pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}*	I_{DRM}
TO-39	1.5A	7.0A	6.0W	125	20.8	1.5A	7.0A
TO-92	0.9A	5.0A	1.0W	170	125	0.9A	5.0A

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	VN2224	240			V	V_{GS} = 0V, I_D = 5mA
		VN2222	220				
		VN2220	200				
$V_{GS(th)}$	Gate Threshold Voltage	1.0		3.0	VV$_{GS}$	= V_{DS}, I_D = 5mA	
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-3.7	-4.5	mV/°C	V_{GS} = V_{DS}, I_D = 5mA
I_{GSS}	Gate Body Leakage			1	100	nA	V_{GS} = ±20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current				50	µA	V_{GS} = 0V, V_{DS} = Max Rating
					5	mA	V_{GS} = 0V, V_{DS} = 0.8 Max Rating T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current		2			A	V_{GS} = 5V, V_{DS} = 25V
			5	10			V_{GS} = 10V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			1.0	1.5	Ω	V_{GS} = 5V, I_D = 2A
				0.9	1.25		V_{GS} = 10V, I_D = 2A
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			1.0	1.4	%/°C	V_{GS} = 10V, I_D = 2A
G_{FS}	Forward Transconductance		1.0	2.2		℧	V_{DS} = 25V, I_D = 2A
C_{ISS}	Input Capacitance			300	350	pF	V_{GS} = 0V, V_{DS} = 25V f = 1 MHz
C_{OSS}	Common Source Output Capacitance			85	150		
C_{RSS}	Reverse Transfer Capacitance			20	35		
$t_{d(ON)}$	Turn-ON Delay Time			6	15	ns	V_{DD} = 25V I_D = 2A R_{GEN} = 10Ω
t_r	Rise Time			16	25		
$t_{d(OFF)}$	Turn-OFF Delay Time			65	90		
t_f	Fall Time			30	60		
V_{SD}	Diode Forward Voltage Drop			0.8	1.0	V	V_{GS} = 0V, I_{SD} = 100mA
t_{rr}	Reverse Recovery Time			500		ns	V_{GS} = 0V, I_{SD} = 1A

Notes:

1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV_{DSS} Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



$V_{(th)}$ and R_{DS} Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package
			TO-92
60V	7.5Ω	0.75A	VN2222LL

Features

- Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low C_{ISS} and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- High input impedance and high gain
- Complementary N- and P-channel devices

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Applications

- Motor control
- Converters
- Amplifiers
- Switches
- Power supply circuits
- Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Package Options



TO-92

Note: See package outline section for discrete pinouts.

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 30V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W
TO-92	0.23A	1.0A	1W	170	125

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	60			V	V_{GS} = 0V, I_D= 100µA
$V_{GS(th)}$	Gate Threshold Voltage	0.6		2.5	V	V_{GS} = V_{DS}, I_D = 1mA
I_{GSS}	Gate Body Leakage			100	nA	V_{GS} = ±20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current			10	µA	V_{GS} = 0V, V_{DS} = Max Rating
				500		V_{GS} = 0V, V_{DS} = 48V T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current	0.75			A	V_{GS} = 10V, V_{DS} = 10V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			7.5	Ω	V_{GS} = 5V, I_D = 0.2A
				7.5	Ω	V_{GS} = 10V, I_D = 0.5A
G_{FS}	Forward Transconductance	100			m℧	V_{DS} = 10V, I_D = 0.5A
C_{ISS}	Input Capacitance			60	pF	V_{GS} = 0V, V_{DS} = 25 f = 1 MHz
C_{OSS}	Common Source Output Capacitance			25		
C_{RSS}	Reverse Transfer Capacitance			8		
$t_{(ON)}$	Turn-ON Time			10	ns	V_{DD} = 15V, I_D = 0.6A R_{GEN} = 25Ω
$t_{(OFF)}$	Turn-OFF Time			10		
V_{SD}	Diode Forward Voltage Drop		0.85		V	V_{GS} = 0V, I_{SD} = 0.2A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package		
			TO-39	TO-92	TO-220
240V	6Ω	1.0A	VN2406B	VN2406L	VN2406D
240V	10Ω	1.0A	—	VN2410L	—

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Motor control
- ☐ Converters
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options


TO-39


TO-92


TO-220

Note: See package outline section for discrete pinouts.

Thermal Characteristics

Package	I_D (continuous)* @ T_C = 25°C	I_D (pulsed)* °C/W	Power Dissipation °C/W	θ_{ja}	θ_{jc}
TO-39	0.63A	3.0A	6.25W	170	20
TO-92	0.18A	1.7A	1W	170	125
TO-220	1.12A	3.0A	20W	80	6.25

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage		240			V	V_{GS} = 0, I_D = 0.1mA
$V_{GS(th)}$	Gate Threshold Voltage		0.8		2	V	V_{GS} = V_{DS}, I_D = 10mA
I_{GSS}	Gate Body Leakage				100	nA	V_{GS} = 20V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current				10	μA	V_{GS} = 0, V_{DS} = 120V
					500		V_{GS} = 0, V_{DS} = 120V T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current		1.0			A	V_{GS} = -10V, V_{DS} = 15V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance	All			10	Ω	V_{GS} = 2.5V, I_D = 0.1A
		VN2410			10		V_{GS} = 10V, I_D = 0.5A
		VN2406			6		V_{GS} = 10V, I_D = 0.5A
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			1.0	1.4	%/°C	V_{GS} = 10V, I_D = 5A
G_{FS}	Forward Transconductance		300			m℧	V_{DS} = 10V, I_D = 0.5A
C_{ISS}	Input Capacitance				125	pF	V_{GS} = 0, V_{DS} = 25V f = 1 MHz
C_{OSS}	Common Source Output Capacitance				50		
C_{RSS}	Reverse Transfer Capacitance				20		
$t_{d(ON)}$	Turn-ON Delay Time				8	ns	V_{DD} = 60V I_D = 0.4A R_{GEN} = 25Ω
t_r	Rise Time				8		
$t_{d(OFF)}$	Turn-OFF Delay Time				23		
t_f	Fall Time				24		
V_{SD}	Diode Forward Voltage Drop	VN2410		1.2		V	V_{GS} = 0, I_{SD} = 0.19A
		VN2406		1.2		V	V_{GS} = 0, I_{SD} = 0.8A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300μs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Advanced Information

N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package	
			SO-8	Dice
800V	16Ω	500mA	VN2780LG	VN2780ND

Features

- Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low C_{ISS} and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- High input impedance and high gain

Applications

- Motor control
- Converters
- Amplifiers
- Switches
- Power supply circuits
- Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



SO-8

Note: See package outline section for discrete pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}*	I_{DRM}
SO-8	190mA	1.0A	1.5W	104†	83	190mA	1.0A

* I_D (continuous) is limited by max rated T_j.

† Mounted on FR4 board, 25mm x 25mm x 1.57mm

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	800			V	V_{GS} = 0V, I_D = 1mA
$V_{GS(th)}$	Gate Threshold Voltage	1.0		3.0	V	V_{GS} = V_{DS}, I_D = 1mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature		-4.3	-5.5	mV/°C	V_{GS} = V_{DS}, I_D = 1mA
I_{GSS}	Gate Body Leakage			100	nA	V_{GS} = ±20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current			10	µA	V_{GS} = 0V, V_{DS} = 600V
				1.0	mA	V_{GS} = 0V, V_{DS} = 600V T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current	500			mA	V_{GS} = 10V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			16	Ω	V_{GS} = 10V, I_D = 500mA
$\Delta R_{DS(th)}$	Change in $R_{DS(th)}$ with Temperature		0.85	1.2	%/°C	V_{GS} = 10V, I_D = 500mA
G_{FS}	Forward Transconductance	150			m℧	V_{DS} = 25V, I_D = 500mA
C_{ISS}	Input Capacitance		400	600	pF	V_{GS} = 0, V_{DS} = 25V f = 1 MHz
C_{OSS}	Common Source Output Capacitance		80	120		
C_{RSS}	Reverse Transfer Capacitance		15	23		
$t_{d(ON)}$	Turn-ON Delay Time			15	ns	V_{DD} = 25V, I_D = 500mA, R_{GEN} = 10Ω
t_r	Rise Time			10		
$t_{d(OFF)}$	Turn-OFF Delay Time			35		
t_f	Fall Time			25		
V_{SD}	Diode Forward Voltage Drop			2.0	V	V_{GS} = 0V, I_{SD} = 500mA
t_{rr}	Reverse Recovery Time		600		ns	V_{GS} = 0V, I_{SD} = 500mA

Notes:

1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Supertex inc.

N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$V_{GS(th)}$ (max)	$I_{D(ON)}$ (min)	Order No./Package
				TO-92
300V	12Ω	1.8V	0.2A	VN3012L

Features

- Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low C_{ISS} and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- High input impedance and high gain
- Complementary N- and P-channel devices

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Applications

- Motor control
- Converters
- Amplifiers
- Telecom Switching
- Power supply circuits
- Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Package Options



TO-92

Note: See package outline section for discrete pinouts.

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 30V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}*	I_{DRM}
VN3012L	180mA	500mA	1W	170	125	180mA	500mA

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	300			V	V_{GS} = 0, I_D = 100μA
$V_{GS(th)}$	Gate Threshold Voltage	0.6		1.8	V	V_{GS} = V_{DS}, I_D = 1mA
I_{GSS}	Gate Body Leakage			10	nA	V_{GS} = ± 20V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current			1	μA	V_{GS} = 0, V_{DS} = Max Rating
				100	μA	V_{GS} = 0, V_{DS} = 0.8 Max Rating T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current	0.2	0.3		A	V_{DS} = 10V, V_{GS} = 4.5V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance		9.5	20	Ω	V_{GS} = 4.5V, I_D = 140mA
				12	Ω	V_{GS} = 10V, I_D = 180mA
G_{FS}	Forward Transconductance		160		m℧	V_{DS} =15V, I_D = 100mA
C_{ISS}	Input Capacitance			90	pF	V_{DS} = 25V, V_{GS} = 0V f = 1MHz
C_{OSS}	Common Source Output Capacitance			20		
C_{RSS}	Reverse Transfer Capacitance			5		
$t_{d(ON)}$	Turn-ON Delay Time			20	ns	V_{DD} = 25V I_D = 100mA R_{GEN} = 25Ω
t_r	Rise Time			40		
$t_{d(OFF)}$	Turn-OFF Delay Time			65		
t_f	Fall Time			65		
V_{SD}	Diode Forward Voltage Drop			1.2	V	V_{GS} = 0, I_{SD} = 160mA

Notes:

1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300μs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.
3. See TN06D data sheet for characteristic curves.

Switching Waveforms and Test Circuit





N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$V_{GS(th)}$ (max)	Order Number / Package			
			TO-92	14-Pin P-DIP	TO-243AA*	Dice†
50V	0.3Ω	2.4V	VN3205N3	VN3205N6	VN3205N8	VN3205ND

* Same as SOT-89. For carrier tape reels specify P023 for 1,000 units or P024 for 2,000 units.

† MIL visual screening available

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Motor control
- ☐ Converters
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	±20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



Note: See package outline section for discrete pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}*	I_{DRM}
TO-92	1.2A	8.0A	1.0W	170	125	1.2A	8.0A
SOT-89	1.5A	8.0A	–	78†	15	1.5A	8.0A
Plastic DIP	1.5A	8.0A	3.0W‡	83.3‡	41.6‡	1.5A	8.0A

* I_D (continuous) is limited by max rated T_j. T_A = 25°C.
† Mounted on FR5 board, 25mm x 25mm x 1.57mm. Significant P_D increase possible on ceramic substrate.
‡ Total for package.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage		50			V	V_{GS} = 0V, I_D = 10mA
$V_{GS(th)}$	Gate Threshold Voltage		0.8		2.4	V	V_{GS} = V_{DS}, I_D = 10mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-4.3	-5.5	mV/°C	V_{GS} = V_{DS}, I_D = 10mA
I_{GSS}	Gate Body Leakage			1	100	nA	V_{GS} = ±20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current				10	µA	V_{GS} = 0V, V_{DS} = Max Rating
					1	mA	V_{GS} = 0V, V_{DS} = 0.8 Max Rating T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current			14		A	V_{GS} = 10V, V_{DS} = 5V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance	TO-92 and P-DIP			0.45	Ω	V_{GS} = 4.5V, I_D = 1.5A
		SOT-89			0.45	Ω	V_{GS} = 4.5V, I_D = 0.75A
		TO-92 and P-DIP			0.3	Ω	V_{GS} = 10V, I_D = 3A
		SOT-89			0.3	Ω	V_{GS} = 10V, I_D = 1.5A
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			0.85	1.2	%/°C	V_{GS} = 10V, I_D = 3A
G_{FS}	Forward Transconductance		1.0	1.5		℧	V_{DS} = 25V, I_D = 2A
C_{ISS}	Input Capacitance			220	300	pF	V_{GS} = 0V, V_{DS} = 25V f = 1 MHz
C_{OSS}	Common Source Output Capacitance			70	120		
C_{RSS}	Reverse Transfer Capacitance			20	30		
$t_{d(ON)}$	Turn-ON Delay Time				10	ns	V_{DD} = 25V I_D = 2A R_{GEN} = 10Ω
t_r	Rise Time				15		
$t_{d(OFF)}$	Turn-OFF Delay Time				25		
t_f	Fall Time				25		
V_{SD}	Diode Forward Voltage Drop				1.6	V	V_{GS} = 0V, I_{SD} = 1.5A
t_{rr}	Reverse Recovery Time			300		ns	V_{GS} = 0V, I_{SD} = 1A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



V$_{GS(th)}$ and R $_{DS(ON)}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



N-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$V_{GS(th)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package	
				TO-39	TO-92
350V	15Ω	1.8V	0.15A	—	VN3515L
400V	12Ω	1.8V	0.15A	VN4012B	VN4012L

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Applications

- ☐ Motor control
- ☐ Converters
- ☐ Amplifiers
- ☐ Telecom Switching
- ☐ Power supply circuits
- ☐ Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Package Options

Note: See package outline section for discrete pinouts.

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}*	I_{DRM}
VN3515L	150mA	600mA	1W	170	125	150mA	600mA
VN4012B	420mA	1.3A	5W	125	25	420mA	1.3A
VN4012L	160mA	650mA	1W	170	125	160mA	650mA

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	VN3515	350			V	V_{GS} = 0, I_D = 100µA
		VN4012	400				
$V_{GS(th)}$	Gate Threshold Voltage		0.6		1.8	V	V_{GS} = V_{DS}, I_D = 1mA
I_{GSS}	Gate Body Leakage				10	nA	V_{GS} = ± 20V, V_{DS} = 0
I_{DSS}	Zero Gate Voltage Drain Current				1	µA	V_{GS} = 0, V_{DS} = 0.8 Max Rating
					100		V_{GS} = 0, V_{DS} = 0.8 Max Rating T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current		0.15	0.3		A	V_{DS} = 10V, V_{GS} = 4.5V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance	VN3515		9.5	15	Ω	V_{GS} = 4.5V, I_D = 100mA
				17	35		V_{GS} = 4.5V, I_D = 100mA, TA = 125°C
		VN4012		9.5	12		V_{GS} = 4.5V, I_D = 100mA
				17	30		V_{GS} = 4.5V, I_D = 100mA, TA = 125°C
G_{FS}	Forward Transconductance		125	350		m℧	V_{DS} =15V, I_D = 100mA
C_{ISS}	Input Capacitance				110	pF	V_{DS} = 25V, V_{GS} = 0V f = 1MHz
C_{OSS}	Common Source Output Capacitance				30		
C_{RSS}	Reverse Transfer Capacitance				10		
$t_{d(ON)}$	Turn-ON Delay Time				20	ns	V_{DD} = 25V I_D = 100mA R_{GEN} = 25Ω
t_r	Rise Time				20		
$t_{d(OFF)}$	Turn-OFF Delay Time				65		
t_f	Fall Time				65		
V_{SD}	Diode Forward Voltage Drop				1.2	V	V_{GS} = 0, I_{SD} = 160mA

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.
3. See TN06D data sheet for characteristic curves.

Switching Waveforms and Test Circuit





Chapter 9 – DMOS P-Channel MOSFETs

P-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package						
			TO-39	TO-52	TO-92	TO-220	Quad P-DIP	Quad C-DIP*	DICE†
-40V	8Ω	-0.5A	VP0104N2	VP0104N9	VP0104N3	VP0104N5	VP0104N6	VP0104N7	VP0104ND
-60V	8Ω	-0.5A	VP0106N2	VP0106N9	VP0106N3	VP0106N5	VP0106N6	VP0106N7	VP0106ND
-90V	8Ω	-0.5A	VP0109N2	VP0109N9	VP0109N3	VP0109N5	—	—	VP0109ND

* 14 pin side brazed ceramic DIP
† MIL visual screening available

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low C_{ISS} and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- High input impedance and high gain
- Complementary N- and P-channel devices

Applications

- Motor control
- Converters
- Amplifiers
- Switches
- Power supply circuits
- Driver (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options


14-Lead DIP


TO-220


TO-39


TO-52


TO-92

Note 1: See package outline section for discrete pinouts.
Note 2: See array section for quad pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}*	I_{DRM}
TO-39	-0.45A	-1.0A	3.5W	125	35	-0.45A	-1.0A
TO-52	-0.25A	-1.0A	1.0W	240	125	-0.25A	-1.0A
TO-92	-0.25A	-0.8A	1.0W	170	125	-0.25A	-0.8A
TO-220	-1.0A	-1.2A	15.0W	70	8.3	-1.0A	-1.2A
Plastic DIP	Refer to Arrays & Special Functions Section.						
Ceramic DIP							

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	VP0109	-90			V	I_D = -1.0mA, V_{GS} = 0V
		VP0106	-60				
		VP0104	-40				
$V_{GS(th)}$	Gate Threshold Voltage		-1.5		-3.5	V	V_{GS} = V_{DS}, I_D = -1.0mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			5.8	6.5	mV/°C	I_D = -1.0mA, V_{GS} = V_{DS}
I_{GSS}	Gate Body Leakage			-1.0	-100	nA	V_{GS} = ±20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current				-10	µA	V_{GS} = 0V, V_{DS} = Max Rating
					-1	mA	V_{GS} = 0V, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current		-0.15	-0.25		A	V_{GS} = -5V, V_{DS} = -25V
			-0.50	-1.2			V_{GS} = -10V, V_{DS} = -25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			11	15	Ω	V_{GS} = -5V, I_D = -0.1A
				6	8		V_{GS} = -10V, I_D = -0.5A
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			0.55	1.0	%/°C	I_D = -0.5A, V_{GS} = -10V
G_{FS}	Forward Transconductance		150	190		m℧	V_{DS} = -25V, I_D = -0.5A
C_{ISS}	Input Capacitance			45	60	pF	V_{GS} = 0V, V_{DS} = -25V, f = 1 MHz
C_{OSS}	Common Source Output Capacitance			22	30		
C_{RSS}	Reverse Transfer Capacitance			3	8		
$t_{d(ON)}$	Turn-ON Delay Time			4	6	ns	V_{DD} = -25V, I_D = -0.5A, R_{GEN} = 25Ω
t_r	Rise Time			7	10		
$t_{d(OFF)}$	Turn-OFF Delay Time			3	7		
t_f	Fall Time			4	10		
V_{SD}	Diode Forward Voltage Drop			-1.2	-2.0	V	I_{SD} = -1.0A, V_{GS} = 0V
t_{rr}	Reverse Recovery Time			400		ns	I_{SD} = -1.0A, V_{GS} = 0V

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



V$_{(th)}$ and R$_{DS}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



P-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package			
			TO-39	TO-92	TO-220	DICE†
-160V	25Ω	-100mA	VP0116N2	VP0116N3	VP0116N5	VP0116ND
-200V	25Ω	-100mA	VP0120N2	VP0120N3	VP0120N5	VP0120ND

†MIL visual screening available

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low C_{ISS} and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- High input impedance and high gain
- Complementary N- and P-channel devices

Applications

- Motor control
- Converters
- Amplifiers
- Switches
- Power supply circuits
- Driver (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



Note: See package outline section for discrete pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}*	I_{DRM}
TO-39	-0.2A	-0.65A	3.5W	125	35	-0.2A	-0.65A
TO-92	-0.1A	-0.35A	1.0W	170	125	-0.1A	-0.35A
TO-220	-0.425A	-1.0A	15.0W	70	8.3	-0.425A	-1.0A

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	VP0120	-200			V	I_D = -1.0mA, V_{GS} = 0V
		VP0116	-160				
$V_{GS(th)}$	Gate Threshold Voltage		-1.5		-3.5	V	V_{GS} = V_{DS}, I_D = -1.0mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			6.0		mV/°C	I_D = -1.0mA, V_{GS} = V_{DS}
I_{GSS}	Gate Body Leakage				-100	nA	V_{GS} = ±20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current				-10	µA	V_{GS} = 0V, V_{DS} = Max Rating
					-1	mA	V_{GS} = 0V, V_{DS} = 0.8 Max Rating T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current		-100	-400		mA	V_{GS} = -5V, V_{DS} = -25V
			-350	-750			V_{GS} = -10V, V_{DS} = -25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			25	40	Ω	V_{GS} = -5V, I_D = -50mA
				15	25		V_{GS} = -10V, I_D = -100mA
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			0.6		%/°C	I_D = -100mA, V_{GS} = -10V
G_{FS}	Forward Transconductance		50	70		m℧	V_{DS} = -25V, I_D = -100mA
C_{ISS}	Input Capacitance			50	60	pF	V_{GS} = 0V, V_{DS} = -25V f = 1 MHz
C_{OSS}	Common Source Output Capacitance			10	30		
C_{RSS}	Reverse Transfer Capacitance			5	10		
$t_{d(ON)}$	Turn-ON Delay Time			4	10	ns	V_{DD} = -25V I_D = -350mA R_{GEN} = 25Ω
t_r	Rise Time			4	10		
$t_{d(OFF)}$	Turn-OFF Delay Time			4	10		
t_f	Fall Time			4	11		
V_{SD}	Diode Forward Voltage Drop			-1.0		V	I_{SD} = -0.5A, V_{GS} = 0V
t_{rr}	Reverse Recovery Time			500		ns	I_{SD} = -0.5A, V_{GS} = 0V

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



V$_{(th)}$ and R$_{DS}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



P-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package			
			TO-3	TO-39	TO-220	DICE†
-350V	6Ω	-1.5A	VP0335N1	VP0335N2	VP0335N5	VP0335ND
-400V	6Ω	-1.5A	VP0340N1	VP0340N2	VP0340N5	VP0340ND

†MIL visual screening available

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Motor control
- ☐ Converters
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Driver (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-3



TO-39



TO-220

Note: See package outline section for discrete pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}*	I_{DRM}
TO-3	-2.7A	-5.0A	100W	300	1.25	-2.7A	-5.0A
TO-39	-0.7A	-5.0A	6W	125	20.8	-0.7A	-5.0A
TO-220	-1.6A	-5.0A	50W	40	2.5	-1.6A	-5.0A

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	VP0340	-400			V	V_{GS} = 0V, I_D = -10mA
		VP0335	-350				
$V_{GS(th)}$	Gate Threshold Voltage		-2.5		-4.5	V	V_{GS} = V_{DS}, I_D = -10mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			4.8	6.0	mV/°C	I_D = -10mA, V_{GS} = V_{DS}
I_{GSS}	Gate Body Leakage				-100	nA	V_{GS} = ±20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current				-200	µA	V_{GS} = 0V, V_{DS} = Max Rating
					-2.0	mA	V_{GS} = 0V, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current			-1.0		A	V_{GS} = -5V, V_{DS} = -25V
			-1.5	-3.5			V_{GS} = -10V, V_{DS} = -25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			6		Ω	V_{GS} = -5V, I_D = -250mA
				4.5	6		V_{GS} = -10V, I_D = -500mA
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			0.7	1.2	%/°C	I_D = -500mA, V_{GS} = -10V
G_{FS}	Forward Transconductance		0.5	0.8		℧	V_{DS} = -25V, I_D = -500mA
C_{ISS}	Input Capacitance			550	700	pF	V_{GS} = 0V, V_{DS} = -25V, f = 1 MHz
C_{OSS}	Common Source Output Capacitance			90	120		
C_{RSS}	Reverse Transfer Capacitance			20	50		
$t_{d(ON)}$	Turn-ON Delay Time			25	40	ns	V_{DD} = -25V, I_D = -1A, R_{GEN} = 10Ω
t_r	Rise Time			25	40		
$t_{d(OFF)}$	Turn-OFF Delay Time			65	110		
t_f	Fall Time			20	40		
V_{SD}	Diode Forward Voltage Drop			-1.0	-1.3	V	I_{SD} = -0.5A, V_{GS} = 0V
t_{rr}	Reverse Recovery Time			500		ns	I_{SD} = -0.5A, V_{GS} = 0V

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit



Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



9

Typical Performance Curves

BV_{DSS} Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



$V_{(th)}$ and R_{DS} Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



P-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package			
			TO-3	TO-39	TO-220	DICE†
-450V	7.5Ω	-1A	VP0345N1	VP0345N2	VP0345N5	VP0345ND
-500V	7.5Ω	-1A	VP0350N1	VP0350N2	VP0350N5	VP0350ND

† MIL visual screening available

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low C_{ISS} and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- High input impedance and high gain
- Complementary N- and P-channel devices

Applications

- Motor control
- Converters
- Amplifiers
- Switches
- Power supply circuits
- Driver (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-3



TO-39



TO-220

Note: See package outline section for discrete pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}*	I_{DRM}
TO-3	-1.5A	-3.0A	100W	1.25	30	-1.5A	-3.0A
TO-39	-0.4A	-3.0A	6W	20.8	125	-0.4A	-3.0A
TO-220	-1.0A	-3.0A	50W	2.5	40	-1.0A	-3.0A

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	VP0350	-500			V	V_{GS}= 0, I_D =-10mA
		VP0345	-450				
$V_{GS(th)}$	Gate Threshold Voltage		-2.5		-4.5	V	V_{GS} = V_{DS}, I_D = -10mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			4.8	6.0	mV/°C	V_{GS} = V_{DS}, I_D = -10mA
I_{GSS}	Gate Body Leakage				-100	nA	V_{GS} = ±20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current				-200	µA	V_{GS} = 0V, V_{DS} = Max Rating
					-2	mA	V_{GS} = 0V, V_{DS} = 0.8 Max Rating T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current			-1.5		A	V_{GS} = -5V, V_{DS} = -25V
			-1.0	-3.0			V_{GS} = -10V, V_{DS} = -25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			6.0		Ω	V_{GS} = -5V, I_D = -0.25A
				5.5	7.5		V_{GS} = -10V, I_D = -0.25A
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			0.7	1.2	%/°C	V_{GS} = -10V, I_D = -0.25A
G_{FS}	Forward Transconductance		0.25	0.45		℧	V_{DS} = -25V, I_D = -0.5A
C_{ISS}	Input Capacitance			720	800	pF	V_{GS} = 0V, V_{DS} = -25V f = 1 MHz
C_{OSS}	Common Source Output Capacitance			110	130		
C_{RSS}	Reverse Transfer Capacitance			20	50		
$t_{d(ON)}$	Turn-ON Delay Time			11	30	ns	V_{DD} = -25V I_D = -1A R_{GEN} = 10Ω
t_r	Rise Time			11	30		
$t_{d(OFF)}$	Turn-OFF Delay Time			70	100		
t_f	Fall Time			22	30		
V_{SD}	Diode Forward Voltage Drop			-1.0	-1.3	V	V_{GS} = 0V, I_{SD} = -0.25A
t_{rr}	Reverse Recovery Time			550		ns	V_{GS} = 0V, I_{SD} = -0.25A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV_{DSS} Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



$V_{(th)}$ and R_{DS} Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



P-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package	
			TO-39	TO-92
-30V	2.5Ω	-1.5A	VP0300B	VP0300L

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Motor control
- ☐ Converters
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Driver (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-39



TO-92

Note: See package outline section for discrete pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W
TO-39	-1.25A	-3.0A	6.25W	125	20
TO-92	-0.32A	-0.87A	1.0W	170	125

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	-30			V	V_{GS}= 0V, I_D =-10µA
$V_{GS(th)}$	Gate Threshold Voltage	-1.0	-1.8	-4.5	V	V_{GS} = V_{DS}, I_D = -1mA
I_{GSS}	Gate Body Leakage			-100	nA	V_{GS} = ±30V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current			-10	µA	V_{GS} = 0V, V_{DS} = -25V
				-500		V_{GS} = 0V, V_{DS} = -25V T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current	-1.5	-1.7		A	V_{GS} = -12V, V_{DS} = -10V
$R_{DS(ON)}$	Static Drain-to-SourceON-State Resistance			2.5	Ω	V_{GS} = -12V, I_D = -1A
G_{FS}	Forward Transconductance	200			m℧	V_{DS} = -10V, I_D = -0.5A
C_{ISS}	Input Capacitance			150	pF	V_{GS} = 0V, V_{DS} = -15V f = 1MHz
C_{OSS}	Common Source Output Capacitance			120		
C_{RSS}	Reverse Transfer Capacitance			60		
$t_{(ON)}$	Turn-ON Time			30	ns	V_{DD} = -25V, I_D = -1A R_{GEN} = 25Ω
$t_{(OFF)}$	Turn-OFF Time			30		
V_{SD}	Diode Forward Voltage Drop		-1.2		V	V_{GS} = 0V, I_{SD} = -1.5A

Notes
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





P-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package		
			TO-39	TO-92	DICE†
-350V	75Ω	-200mA	VP0535N2	VP0535N3	VP0535ND
-400V	75Ω	-200mA	VP0540N2	VP0540N3	VP0540ND

† MIL visual screening available

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Motor control
- ☐ Converters
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Driver (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-39



TO-92

Note: See package outline section for discrete pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}*	I_{DRM}
TO-39	-0.2A	-0.5A	3.5W	35	125	-0.2A	-0.5A
TO-92	-0.1A	-0.5A	1.0W	125	170	-0.1A	-0.5A

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	VP0540	-400			V	V_{GS}= 0V, I_D =-1mA
		VP0535	-350				
$V_{GS(th)}$	Gate Threshold Voltage		-2.5		-4.5	V	V_{GS} = V_{DS}, I_D = -1mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			3.5	6.0	mV/°C	V_{GS} = V_{DS}, I_D = -1mA
I_{GSS}	Gate Body Leakage				-100	nA	V_{GS} = ±20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current				-10	µA	V_{GS} = 0V, V_{DS} = Max Rating
					-500		V_{GS} = 0V, V_{DS} = 0.8 Max Rating T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current			-80		mA	V_{GS} = -5V, V_{DS} = -25V
			-200	-350			V_{GS} = -10V, V_{DS} = -25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			60		Ω	V_{GS} = -5V, I_D = -10mA
				45	75		V_{GS} = -10V, I_D = -50mA
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			0.8	1.5	%/°C	V_{GS} = -10V, I_D = -50mA
G_{FS}	Forward Transconductance		50	70		m℧	V_{DS} = -25V, I_D = -50mA
C_{ISS}	Input Capacitance			40	60	pF	V_{GS} = 0V, V_{DS} = -25V f = 1 MHz
C_{OSS}	Common Source Output Capacitance			11	20		
C_{RSS}	Reverse Transfer Capacitance			3	5		
$t_{d(ON)}$	Turn-ON Delay Time				10	ns	V_{DD} = -25V I_D = -200mA R_{GEN} = 25Ω
t_r	Rise Time				10		
$t_{d(OFF)}$	Turn-OFF Delay Time				15		
t_f	Fall Time				15		
V_{SD}	Diode Forward Voltage Drop			-0.8	-1.5	V	V_{GS} = 0V, I_{SD} = -0.1A
t_{rr}	Reverse Recovery Time			200		ns	V_{GS} = 0V, I_{SD} = -0.1A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



9

Typical Performance Curves

BV_{DSS} Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



$V_{(th)}$ and R_{DS} Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



P-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package		
			TO-39	TO-92	DICE†
-450V	125Ω	-100mA	VP0545N2	VP0545N3	VP0545ND
-500V	125Ω	-100mA	VP0550N2	VP0550N3	VP0550ND

† MIL visual screening available

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Motor control
- ☐ Converters
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Driver (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-39



TO-92

Note: See package outline section for discrete pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}*	I_{DRM}
TO-39	-125mA	-0.25A	3.5W	35	125	-125mA	-0.25A
TO-92	-70mA	-0.25A	1W	125	170	-70mA	-0.25A

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	VP0550	-500			V	V_{GS} = 0V, I_D = -1mA
		VP0545	-450				
$V_{GS(th)}$	Gate Threshold Voltage		-2.5		-4.5	V	V_{GS} = V_{DS}, I_D = -1mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			3.5	6	mV/°C	V_{GS} = V_{DS}, I_D = -1mA
I_{GSS}	Gate Body Leakage				-100	nA	V_{GS} = ±20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current				-10	µA	V_{GS} = 0V, V_{DS} = Max Rating
					-1000		V_{GS} = 0V, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current			-90		mA	V_{GS} = -5V, V_{DS} = -25V
			-100	-240			V_{GS} = -10V, V_{DS} = -25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			85		Ω	V_{GS} = -5V, I_D = -5mA
				80	125		V_{GS} = -10V, I_D = -10mA
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			0.85		%/°C	V_{GS} = -10V, I_D = -10mA
G_{FS}	Forward Transconductance		25	40		m℧	V_{DS} = -25V, I_D = -10mA
C_{ISS}	Input Capacitance			40	60	pF	V_{GS} = 0V, V_{DS} = -25V, f = 1 MHz
C_{OSS}	Common Source Output Capacitance			10	20		
C_{RSS}	Reverse Transfer Capacitance			3	10		
$t_{d(ON)}$	Turn-ON Delay Time			5	10	ns	V_{DD} = -25V, I_D = -100mA, R_{GEN} = 25Ω
t_r	Rise Time			8	10		
$t_{d(OFF)}$	Turn-OFF Delay Time			8	15		
t_f	Fall Time			5	16		
V_{SD}	Diode Forward Voltage Drop			-0.8	-1.5	V	V_{GS} = 0V, I_{SD} = -0.1A
t_{rr}	Reverse Recovery Time			200		ns	V_{GS} = 0V, I_{SD} = -0.1A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



9

Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



V$_{(th)}$ and R$_{DS}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



P-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package			
			TO-39	TO-92	TO-220	DICE†
-350V	25Ω	-0.4A	VP0635N2	VP0635N3	VP0635N5	VP0635ND
-400V	25Ω	-0.4A	VP0640N2	VP0640N3	VP0640N5	VP0640ND

† MIL visual screening available

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- Free from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low C_{ISS} and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- High input impedance and high gain
- Complementary N- and P-channel devices

Applications

- Motor control
- Converters
- Amplifiers
- Switches
- Power supply circuits
- Driver (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-220



TO-39



TO-92

Note: See package outline section for discrete pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}*	I_{DRM}
TO-92	-0.30A	-0.6A	1W	125	170	-0.30A	-0.6A
TO-39	-0.40A	-0.75A	6W	21	125	-0.40A	-0.75A
TO-220	-0.40A	-0.75A	28W	2.7	70	-0.40A	-0.75A

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	VP0640	-400			V	V_{GS} = 0V, I_D = -2mA
		VP0635	-350				
$V_{GS(th)}$	Gate Threshold Voltage		-1.0		-4.0	V	V_{GS} = V_{DS}, I_D = -2mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature				4.8	mV/°C	V_{GS} = V_{DS}, I_D = -2mA
I_{GSS}	Gate Body Leakage				-100	nA	V_{GS} = ±20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current				-10	µA	V_{GS} = 0V, V_{DS} = Max Rating
					-1	mA	V_{GS} = 0V, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current			-0.2		A	V_{GS} = -5V, V_{DS} = -25V
			-0.4	-1.1			V_{GS} = -10V, V_{DS} = -25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			20		Ω	V_{GS} = -5V, I_D = -100mA
				19	25		V_{GS} = -10V, I_D = -100mA
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature				0.75	%/°C	V_{GS} = -10V, I_D = -100mA
G_{FS}	Forward Transconductance		100			m℧	V_{DS} = -25V, I_D = -100mA
C_{ISS}	Input Capacitance			105	145	pF	V_{GS} = 0V, V_{DS} = -25V, f = 1 MHz
C_{OSS}	Common Source Output Capacitance			30	75		
C_{RSS}	Reverse Transfer Capacitance			10	20		
$t_{d(ON)}$	Turn-ON Delay Time				10	ns	V_{DD} = -25V, I_D = -400mA, R_{GEN} = 25Ω
t_r	Rise Time				10		
$t_{d(OFF)}$	Turn-OFF Delay Time				20		
t_f	Fall Time				10		
V_{SD}	Diode Forward Voltage Drop				-1.8	V	V_{GS} = 0V, I_{SD} = -100mA
t_{rr}	Reverse Recovery Time			300		ns	V_{GS} = 0V, I_{SD} = -100mA

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300mµs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit



Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



V$_{(th)}$ and R$_{DS}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



P-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package			
			TO-39	TO-92	TO-220	DICE†
-450V	30Ω	-0.2A	VP0645N2	VP0645N3	VP0645N5	VP0645ND
-500V	30Ω	-0.2A	VP0650N2	VP0650N3	VP0650N5	VP0650ND

† MIL visual screening available

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Motor control
- ☐ Converters
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Driver (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options







Note: See package outline section for discrete pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}*	I_{DRM}
TO-92	-0.1A	-0.3A	1W	125	170	-0.1A	-0.3A
TO-39	-0.25A	-0.5A	6W	21	125	-0.25A	-0.5A
TO-220	-0.25A	-0.5A	45W	2.7	70	-0.25A	-0.5A

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	VP0650	-500			V	V_{GS} = 0V, I_D = -2mA
		VP0645	-450				
$V_{GS(th)}$	Gate Threshold Voltage		-2		-4	V	V_{GS} = V_{DS}, I_D = -2mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature				-4.8	mV/°C	V_{GS} = V_{DS}, I_D = -2mA
I_{GSS}	Gate Body Leakage				-100	nA	V_{GS} = ±20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current				-10	µA	V_{GS} = 0V, V_{DS} = Max Rating
					-1	mA	V_{GS} = 0V, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current			-200		mA	V_{GS} = -5V, V_{DS} = -25V
			-200	-700			V_{GS} = -10V, V_{DS} = -25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			27		Ω	V_{GS} = -5V, I_D = -100mA
				22	30		V_{GS} = -10V, I_D = -100mA
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature				0.75	%/°C	V_{GS} = -10V, I_D = -100mA
G_{FS}	Forward Transconductance		50	125		m℧	V_{DS} = -25V, I_D = -100mA
C_{ISS}	Input Capacitance			95	130	pF	V_{GS} = 0V, V_{DS} =- 25V, f = 1 MHz
C_{OSS}	Common Source Output Capacitance			50	75		
C_{RSS}	Reverse Transfer Capacitance			10	20		
$t_{d(ON)}$	Turn-ON Delay Time				10	ns	V_{DD} = -25V, I_D = -200mA, R_{GEN} = 25Ω
t_r	Rise Time				10		
$t_{d(OFF)}$	Turn-OFF Delay Time				20		
t_f	Fall Time				15		
V_{SD}	Diode Forward Voltage Drop				-1.8	V	V_{GS} = 0V, I_{SD} = -50mA
t_{rr}	Reverse Recovery Time			300		ns	V_{GS} = 0V, I_{SD} = -50mA

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



V$_{(th)}$ and R$_{DS}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



P-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package	
			TO-39	TO-92
-80V	5Ω	-1.1A	VP0808B	VP0808L
-100V	5Ω	-1.1A	VP1008B	VP1008L

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{iss} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Motor control
- ☐ Converters
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Driver (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 30V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-39



TO-92

Note: See package outline section for discrete pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation	θ_{ja} °C/W	θ_{jc} °C/W
TO-39	-0.88A	-3A	6.25W	125	20
TO-92	-0.28A	-3A	1W	170	125

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	VP1008	-100			V	V_{GS}= 0V, I_D =-10µA
		VP8080	-80				
$V_{GS(th)}$	Gate Threshold Voltage		-1.0		-4.5	V	V_{GS} = V_{DS}, I_D = -1mA
I_{GSS}	Gate Body Leakage				-100	nA	V_{GS} = ±20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current				-10	µA	V_{GS} = 0V, V_{DS} = Max Rating
					-500		V_{GS} = 0V, V_{DS} = Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current		-1.1			A	V_{GS} = -10V, V_{DS} = -15V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance				5	Ω	V_{GS} = -10V, I_D = -1A
G_{FS}	Forward Transconductance		200			m℧	V_{DS} = -10V, I_D = -0.5A
C_{ISS}	Input Capacitance				150	pF	V_{GS} = 0V, V_{DS} = -25V, f = 1MHz
C_{OSS}	Common Source Output Capacitance				60		
C_{RSS}	Reverse Transfer Capacitance				25		
$t_{d(ON)}$	Turn-ON Delay Time				15	ns	V_{DD} = -25V, I_D = -0.5A, R_{GEN} = 25Ω
t_r	Rise Time				40		
$t_{d(OFF)}$	Turn-OFF Time				30		
t_f	Fall Time				30		
V_{SD}	Diode Forward Voltage Drop	VP1008		-1.2		V	V_{GS} = 0V, I_{SD} = -0.21A
		VP0808		-1.2			V_{GS} = 0V, I_{SD} = -0.9A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





P-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package		
			TO-243AA*	TO-39	TO-92
-40V	25Ω	-0.25A	—	VP1304N2	VP1304N3
-60V	25Ω	-0.25A	—	VP1306N2	VP1306N3
-100V	25Ω	-0.25A	VP1310N8	VP1310N2	VP1310N3

*Same as SOT-89. For carrier tape reels specify P023 for 1,000 units or P024 for 2,000 units.

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Motor control
- ☐ Converters
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options

TO-243AA
(SOT-89)



TO-39



TO-92

Note: See package outline section for discrete pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}*	I_{DRM}
SOT-89	-0.20A	-0.70A	1.6W†	78	15	-0.20A	-0.70A
TO-39	-0.25A	-0.80A	3.0W	125	41	-0.25A	-0.80A
TO-92	-0.15A	-0.65A	1.0W	170	125	-0.15A	-0.65A

* I_D (continuous) is limited by max rated T_j. T_A = 25°C
† Mounted on FR5 board, 25mm x 25mm x 1.57mm. Significant P_D increase possible on ceramic substrate.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	VP1310	-100			V	I_D = -1mA, V_{GS} = 0V
		VP1306	-60				
		VP1304	-40				
$V_{GS(th)}$	Gate Threshold Voltage		-1.5		-3.5	V	V_{GS} = V_{DS}, I_D = -1mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-3.2	-3.85	mV/°C	V_{GS} = V_{DS}, I_D = -1mA
I_{GSS}	Gate Body Leakage			-0.1	-100	nA	V_{GS} = ±20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current				-10	µA	V_{GS} = 0V, V_{DS} = Max Rating
					-500		V_{GS} = 0V, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current		-0.08	-0.23		A	V_{GS} = -5V, V_{DS} = -25V
			-0.25	-0.7			V_{GS} = -10V, V_{DS} = -25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			32	40	Ω	V_{GS} = -5V, I_D = -50mA
				19	25		V_{GS} = -10V, I_D = -250mA
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			0.8	1.1	%/°C	I_D = -250mA, V_{GS} = -10V
G_{FS}	Forward Transconductance		75	120		m℧	V_{DS} = -25V, I_D = -200mA
C_{ISS}	Input Capacitance			20	35	pF	V_{GS} = 0V, V_{DS} = -25V, f = 1 MHz
C_{OSS}	Common Source Output Capacitance			12	15		
C_{RSS}	Reverse Transfer Capacitance			3	5		
$t_{d(ON)}$	Turn-ON Delay Time			3	5	ns	V_{DD} = -25V, I_D = -250mA, R_{GEN} = 25Ω
t_r	Rise Time			3	5		
$t_{d(OFF)}$	Turn-OFF Delay Time			3	5		
t_f	Fall Time			3	8		
V_{SD}	Diode Forward Voltage Drop			-1.2	-1.7	V	I_{SD} = -0.25A, V_{GS} = 0V
t_{rr}	Reverse Recovery Time			350		ns	I_{SD} = -0.25A, V_{GS} = 0V

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Ambient Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



9

Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



V$_{(th)}$ and R$_{DS}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



P-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package		
			TO-92	DICE†	TO-236AB*
-60V	12Ω	-0.5A	VP2106N3	VP2106ND	-
-100V	12Ω	-0.5A	VP2110N3	VP2110ND	VP2110K1

Product marking for SOT-23:

P1A✱

where ✱ = 2-week alpha date code

† MIL visual screening available.

*Same as SOT-23. All units shipped on 3,000 piece carrier tape reel.

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{iss} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Motor control
- ☐ Converters
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Driver (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-236AB
(SOT-23)

Note: See package outline section for discrete pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_A = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}*	I_{DRM}
TO-236AB	-120mA	-400mA	0.36W	350	200	-120mA	-400mA
TO-92	-0.25A	-0.8A	0.74W	170	125	-0.25A	-0.8A

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	VP2110	-100			V	I_D = -1.0mA, V_{GS} = 0V
		VP2106	-60				
$V_{GS(th)}$	Gate Threshold Voltage		-1.5		-3.5	V	V_{GS} = V_{DS}, I_D = -1.0mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			5.8	6.5	mV/°C	I_D = -1.0mA, V_{GS} = V_{DS}
I_{GSS}	Gate Body Leakage			-1.0	-100	nA	V_{GS} = ±20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current				-10	µA	V_{GS} = 0V, V_{DS} = Max Rating
					-1	mA	V_{GS} = 0V, V_{DS} = 0.8 Max Rating T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current		-0.50	-1.0		A	V_{GS} = -10V, V_{DS} = -25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			11	15	Ω	V_{GS} = -5V, I_D = -0.1A
				9	12		V_{GS} = -10V, I_D = -0.5A
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			0.55	1.0	%/°C	I_D = -0.5A, V_{GS} = -10V
G_{FS}	Forward Transconductance		150	200		m℧	V_{DS} = -25V, I_D = -0.5A
C_{ISS}	Input Capacitance			45	60	pF	V_{GS} = 0V, V_{DS} = -25V f = 1 MHz
C_{OSS}	Common Source Output Capacitance			22	30		
C_{RSS}	Reverse Transfer Capacitance			3	8		
$t_{d(ON)}$	Turn-ON Delay Time			4	5	ns	V_{DD} = -25V I_D = -0.5A R_{GEN} = 25Ω
t_r	Rise Time			5	8		
$t_{d(OFF)}$	Turn-OFF Delay Time			5	9		
t_f	Fall Time			4	8		
V_{SD}	Diode Forward Voltage Drop			-1.2	-2.0	V	I_{SD} = -0.5A, V_{GS} = 0V
t_{rr}	Reverse Recovery Time			400		ns	I_{SD} = -0.5A, V_{GS} = 0V

Notes:

1.All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)

2.All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Ambient Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV_{DSS} Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



$V_{(th)}$ and R_{DS} Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



P-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package		
			TO-39	TO-92	DICE†
-60V	0.9Ω	-4A	VP2206N2	VP2206N3	VP2206ND
-100V	0.9Ω	-4A	VP2210N2	VP2210N3	VP2210ND

† MIL visual screening available

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Motor control
- ☐ Converters
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Driver (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-39



TO-92

Note: See package outline section for discrete pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}*	I_{DRM}
TO-39	-1.6A	-8.0A	6.0W	125	20.8	-1.6A	-8.0A
TO-92	-0.65A	-4.0A	1.0W	170	125	-0.65A	-4.0A

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	VP2206	-60			V	V_{GS} = 0V, I_D = -10mA
		VP2210	-100				
$V_{GS(th)}$	Gate Threshold Voltage		-1.0		-3.5	V	V_{GS} = V_{DS}, I_D = -10mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-4.3	-5.5	mV/°C	V_{GS} = V_{DS}, I_D = -10mA
I_{GSS}	Gate Body Leakage			-1	-100	nA	V_{GS} = ± 20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current				-50	µA	V_{GS} = 0V, V_{DS} = Max Rating
					-10	mA	V_{GS} = 0V, V_{DS} = 0.8 Max Rating T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current		-1.5	-2		A	V_{GS} = -5V, V_{DS} = -25V
			-4	-9			V_{GS} = -10V, V_{DS} =- 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			1.3	1.5	Ω	V_{GS} = -5V, I_D = -1A
				0.75	0.9		V_{GS} = -10V, I_D = -3.5A
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			0.85	1.2	%/°C	V_{GS} = -10V, I_D = -3.5A
G_{FS}	Forward Transconductance		0.8	1.4		℧	V_{DS} = -25V, I_D = -2A
C_{ISS}	Input Capacitance			325	450	pF	V_{GS} = 0V, V_{DS} = -25V f = 1 MHz
C_{OSS}	Common Source Output Capacitance			125	180		
C_{RSS}	Reverse Transfer Capacitance			30	40		
$t_{d(ON)}$	Turn-ON Delay Time			4	15	ns	V_{DD} = -25V I_D = -4A R_{GEN} = 10Ω
t_r	Rise Time			16	25		
$t_{d(OFF)}$	Turn-OFF Delay Time			16	50		
t_f	Fall Time			22	50		
V_{SD}	Diode Forward Voltage Drop			-1.1	-1.6	V	V_{GS} = 0V, I_{SD} = -3.5A
t_{rr}	Reverse Recovery Time			500		ns	V_{GS} = 0V, I_{SD} = -1A

Note 1: All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
Note 2: All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



9

Typical Performance Curves

BV_{DSS} Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



$V_{(th)}$ and R_{DS} Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



P-Channel Enhancement-Mode Vertical DMOS FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package		
			TO-92	TO-243AA*	Dice†
-30V	0.6Ω	4.0A	VP3203N3	VP3203N8	VP3203ND

*Same as SOT-89. For carrier tape reels specify P023 for 1,000 units or P024 for 2,000 units.

† MIL visual screening available.

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Advanced DMOS Technology

These enhancement-mode (normally-off) transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

9

Applications

- ☐ Motor control
- ☐ Converters
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Drivers (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Package Options



TO-92

TO-243AA
(SOT-89)

Note: See package outline section for discrete pinouts.

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_A = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}*	I_{DRM}
TO-92	-0.65A	-4.0A	0.74W	170	125	-0.65A	-4.0A
TO-243AA	-0.65A	-4.0A	1.6W†	78†	15	-0.65A	-4.0A

* I_D (continuous) is limited by max rated T_j.

† Mounted on FR5 board, 25mm x 25mm x 1.57mm. Significant P_D increase possible on ceramic substrate.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage		-30			V	V_{GS} = 0V, I_D = -10mA
$V_{GS(th)}$	Gate Threshold Voltage		-1.0		-3.5	V	V_{GS} = V_{DS}, I_D = -10mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature				-5.5	mV/°C	V_{GS} = V_{DS}, I_D = -10mA
I_{GSS}	Gate Body Leakage			-1.0	-100	nA	V_{GS} = ±20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current				-10	µA	V_{GS} = 0V, V_{DS} = Max Rating
					-1	mA	V_{GS} = 0V, V_{DS} = 0.8 Max Rating T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current			14		A	V_{GS} = -10V, V_{DS} = -5V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance	TO-92			1.0	Ω	V_{GS} = -4.5V, I_D = -1.5A
		SOT-89			1.0	Ω	V_{GS} = -4.5V, I_D = -0.75A
		TO-92			0.6	Ω	V_{GS} = -10V, I_D = -3A
		SOT-89			0.6	Ω	V_{GS} = -10V, I_D = -1.5A
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature				1.0	%/°C	V_{GS} = -10V, I_D = -3A
G_{FS}	Forward Transconductance		1.0	2.0		℧	V_{DS} = -25V, I_D = -2A
C_{ISS}	Input Capacitance			200	300	pF	V_{GS} = 0V, V_{DS} = -25V f = 1 MHz
C_{OSS}	Common Source Output Capacitance			100	120		
C_{RSS}	Reverse Transfer Capacitance			45	60		
$t_{d(ON)}$	Turn-ON Delay Time				10	ns	V_{DD} = -25V I_D = -2A R_{GEN} = 10Ω
t_r	Rise Time				15		
$t_{d(OFF)}$	Turn-OFF Delay Time				25		
t_f	Fall Time				25		
V_{SD}	Diode Forward Voltage Drop				1.6	V	V_{GS} = 0V, I_{SD} = -1.5A
t_{rr}	Reverse Recovery Time			300		ns	V_{GS} = 0V, I_{SD} = -1A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



9

Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



V$_{(th)}$ and R$_{DS}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



Chapter 10 – DMOS Arrays and Special Functions

8 Channel MOSFET Array
Monolithic N-Channel Enchancement Mode

Ordering Information

BV_{DSS}/ BV_{DGS} (min)	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	I_{DSS}** @ V_{DS} = 100V Max	I_{DSS}** @ V_{DS} = 250V Max	Order Number / Package		
					18-Lead Plastic DIP	Plastic SOW-20*	Die†
160V	350Ω	25mA	1nA	—	AN0116NA	AN0116WG	AN0116ND
200V	300Ω	25mA	—	—	AN0120NA	—	AN0120ND
300V	300Ω	25mA	—	—	AN0130NA	—	AN0130ND
320V	350Ω	25mA	—	1nA	AN0132NA	AN0132WG	AN0132ND
400V	350Ω	25mA	—	—	AN0140NA	AN0140WG	AN0140ND

* Same as SO-20 with 300 mil wide body.
** Average current per channel, measured with all eight channels connected in parallel.
† MIL visual screening available

Features

- ☐ Low drain to source leakage for AN0116 and AN0132
- ☐ 160-volt to 400-volt capability
- ☐ Interfaces directly to CMOS logic
- ☐ 8 independent channels
- ☐ Low crosstalk between channels
- ☐ Low power dissipation
- ☐ Free from secondary breakdown

Applications

- ☐ High impedance/low leakage measurements for bare board testers
- ☐ High voltage piezoelectric transducer drivers
- ☐ High voltage electroluminescent panel drivers
- ☐ High voltage electrostatic array drivers
- ☐ General multi-channel driver array

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C
Channel-to-Channel Crosstalk	10mV/V

* Distance of 1.6 mm from case for 10 seconds.

General Description

The Supertex AN01 series of high voltage arrays is designed to provide the interface between CMOS logic and loads requiring high voltages and intermediate currents. Each circuit consists of eight channels in a common-source configuration with open drains. This design minimizes the number of package leads needed.

The AN0116 and AN0132 are ideally suited for low leakage/high impedance measurement, providing excellent accuracy and resolution for automatic test equipment.

Package Options

18-Lead DIP



SOW-20

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)*	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}	I_{DRM}*
18 Lead Plastic	30mA	75mA	1.5W	135	83	30mA	75mA
SOW - 20	30mA	75mA	1.4W	110	89	30mA	75mA

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	AN0116	160			V	V_{GS} = 0, I_D = 100µA
		AN0120	200				
		AN0130	300				
		AN0132	320				
		AN0140	400				
$V_{GS(th)}$	Gate Threshold Voltage		2		5	V	V_{GS} = V_{DS}, I_D = 1mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-3.5		mV/°C	V_{GS} = V_{DS}, I_D = 1mA
I_{GSS}	Gate Body Leakage	AN0120 AN0130 AN0140			10	nA	V_{GS} = ±20V, V_{DS} = 0(3)
		AN0116 AN0132			1	nA	V_{GS} = ±20V, V_{DS} = 0(3)
I_{DSS}	Zero Gate Voltage Drain Current	AN0120			1	µA	V_{GS} = 0, V_{DS} = Max Rating(3)
		AN0130 AN0140			1	mA	V_{GS} = 0, V_{DS} = 0.8 Max Rating T_A = 125°C(3)
		AN0116			1	nA	V_{GS} = 0V, V_{DS} = 100V(3)
					2	µA	V_{GS} = 0V, V_{DS} = 0.8 Max Rating T_A = 125°C(3)
		AN0132			1	nA	V_{GS} = 0V, V_{DS} = 250V(3)
					2	µA	V_{GS} = 0, V_{DS} = 0.8 Max Rating T_A = 125°C(3)
$I_{D(ON)}$	ON-State Drain Current		25			mA	V_{GS} = 10V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance	AN0120 AN0130			300	Ω	V_{GS}= 10V, I_D = 10mA
		AN0116 AN0132 AN0140			350	Ω	V_{GS}= 10V, I_D = 10mA
$\Delta R_{DS(th)}$	Change in $R_{DS(th)}$ with Temperature			0.8		%/°C	V_{GS} =10V, I_D = 10mA,
G_{FS}	Forward Transconductance		4.0	8.0		m℧	ΔV_{GS} =1V, I_D = 10mA
C_{ISS}	Input Capacitance			5.0	7.5	pF	V_{GS} = 0, V_{DS} = 25V, f = 1MHz
C_{OSS}	Common Source Output Capacitance			3.0	5.0		
C_{RSS}	Reverse Transfer Capacitance			0.8	1.5		
$t_{d(ON)}$	Turn-ON Delay Time			3		ns	V_{DD} = 25V, I_D = 10mA R_{GEN} = 25Ω
t_r	Rise Time			3			
$t_{d(OFF)}$	Turn-OFF Delay Time			5			
t_f	Fall Time			3			
V_{SD}	Diode Forward Voltage Drop				1.3	V	V_{GS} = 0, I_{SD} = 50mA

Notes:

1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.
3. Average current per channel, measured with all 8 channels connected in parallel.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature
(For one channel)



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Gate-to-Source Voltage



Transfer Characteristics



V$_{(th)}$ and R$_{DS}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



Pin Configuration and Schematic



top view
18-pin DIP



top view
SOW - 20

Supertex inc.

8 N-Channel Latchable Power MOSFET Array

Ordering Information

V_{DD} (max)	$R_{O(ON)}$ (max)	$I_{O(ON)}$ (min)	$I_{O(OFF)}$* (max)	Order Number/Package	
				SO-16	Die
320V	350 ohms	25mA	1.875nA	AN0332CG	AN0332ND

*Average current per channel, measured with all eight channels connected in parallel.

Features

- ☐ Low drain to source leakage
- ☐ Interfaces directly to TTL and CMOS logic
- ☐ 8 independent channels
- ☐ Low crosstalk between channels
- ☐ Low power dissipation
- ☐ Freedom from secondary breakdown
- ☐ Serial data input
- ☐ On-chip decoder, latch with reset and write disable circuitry

General Description

The Supertex AN0332 is an 8 N-Channel 320V common source power MOSFET array with a CMOS 8 bit addressable latch. The outputs are guaranteed to have very low leakage current. The outputs are addressed by logic inputs A0, A1, and A3. The addressed and unaddressed output can be turned on or off by the data, reset, and write disable inputs.

The AN0332 is ideally suited for low leakage/high impedance measurements, providing excellent accuracy as well as resolution for automatic bare board test equipment and other applications.

Applications

- ☐ High impedance/low leakage measurements for bare board testers
- ☐ High voltage piezoelectric transducer drivers
- ☐ High voltage electroluminescent panel drivers
- ☐ High voltage electrostatic array drivers
- ☐ General multi-channel driver array

Pin Configuration



top view
16-pin DIP

Absolute Maximum Ratings[1]

Output voltage, V_{DD}	320V
Logic supply voltage, V_{DD}	-0.5V to +18V
Logic input levels, all inputs	-0.5V to V_{DD}
Operating and storage temperature range	-55°C to +150°C
Soldering temperature[2]	300°C
Channel-to-channel crosstalk	10mV/V

Notes:
1. All voltages are referenced to V_{SS}.
2. Distance of 1.6mm from case for 10 seconds.

Electrical Characteristics (@ 25°C and V_{DD} = 15V unless otherwise specified)

DC Characteristics

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
$I_{O(OFF)}$	Off-State Output Current			15	nA	V_O = max. rating, 8 outputs connected in parallel
$I_{O(ON)}$	On-State Output Current	25			mA	V_O = 25V
$R_{O(ON)}$	On-State Output Resistance			350	Ω	I_O = 10mA
$\Delta R_{O(ON)}$	Change in $R_{O(ON)}$ with High Temperature		0.8		%/°C	I_O = 10mA
I_{DDQ}	Quiescent Logic Supply Current		0.05	16.5	µA	
V_{IL}	Input Low Voltage			3.5	V	
V_{IH}	Input High Voltage	12			V	
I_{IN}	Input Current			1	µA	

Note:
1. All voltages are referenced to V_{SS}.

AC Characteristics

Symbol	Parameter	Min	Typ	Max	Unit	Fig. 1*	Conditions
$t_{D(ON)}$	Turn-On Delay Time		800		ns	1a	
$t_{D(OFF)}$	Turn-Off Delay Time		800		ns	1b	
t_r	Rise Time		200		ns	10	
t_f	Fall Time		200		ns	11	
t_{PHL}, t_{PLH}	Propagation Delay Time from Write Disable to Output		87		ns	2	V_O = 25V, I_O = 10mA
t_{PHL}, t_{PLH}	Propagation Delay Time from Reset to Output		87		ns	3	
t_{PHL}, t_{PLH}	Propagation Delay Time from Address to Output		107		ns	9	
t_W	Minimum Pulse Width – Data		50	100	ns	4	
t_W	Minimum Pulse Width – Address		100	200	ns	8	
t_W	Minimum Pulse Width – Reset		40	75	ns	5	
t_S	Setup Time – Data to Write Disable	50			ns	6	
t_H	Hold Time – Data to Write Disable`	75			ns	7	
C_{IN}	Input capacitance – Any Input		5	7.5	pF		

*Circled numbers refer to times indicated on Timing Diagram (Figure 1).

Note:
1. All voltages are referenced to V_{SS}.

Recommended Operating Conditions

(For maximum reliability, nominal operating conditons should be selected so that operation is always within the following ranges.)

Symbol	Parameter	V_{DD}	Min	Max	Unit
V_{DD}	Logic supply voltage		10.0	16.5	V
V_O	Output Voltage referenced to V_{DD}		0	320	V
V_{IH}	Input High Voltage	15V	V_{DD} - 2	V_{DD}	V
V_{IL}	Input Low Voltage	15V	0	2	V
T_A	Operating Free-Air Temperature		0	70	°C

Note:
1. All voltages are referenced to V_{SS}.

Mode Selection

Data	Write Disable	Reset	Addressed Output	Unaddressed Outputs
H L	L	L	On Off	Holdspriv.
H L	H	L	Holdspriv.	Holdspriv.
H L	L	H	On Off	Off
H L	H	H	Off	Off

Timing Diagram



Figure 1

Functional Block Diagram



8-Channel MOSFET Array
Monolithic P-Channel Enchancement Mode

Ordering Information

BV_{DSS}/ BV_{DGS} (min)	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	I_{DSS}** @ V_{DS} = -100V Max	I_{DSS}** @ V_{DS} = -250V Max	Order Number / Package		
					18-Lead Plastic DIP	Plastic SOW-20*	Die†
-160V	700Ω	-15mA	-1.5nA	—	AP0116NA	AP0116WG	AP0116ND
-200V	600Ω	-15mA	—	—	AP0120NA	—	AP0120ND
-300V	600Ω	-15mA	—	—	AP0130NA	—	AP0130ND
-320V	700Ω	-15mA	—	-1.5nA	AP0132NA	AP0132WG	AP0132ND
-400V	700Ω	-15mA	—	—	AP0140NA	AP0140WG	AP0140ND

* Same as SO-20 with 300 mil wide body.
** Average current per channel, measured with all eight channels connected in parallel.
† MIL visual screening available

Features

- ☐ Low drain to source leakage for AP0116 and AP0132
- ☐ 160-volt to 400-volt capability
- ☐ Interfaces directly to CMOS logic
- ☐ 8 independent channels
- ☐ Low crosstalk between channels
- ☐ Low power dissipation
- ☐ Free from secondary breakdown

General Description

The Supertex AP01 series of high voltage arrays is designed to provide interface between CMOS logic and loads requiring high voltages and intermediate currents. Each circuit consists of eight channels in a common-source configuration with open drains. This design minimizes the number of package leads needed.

The AP0116 and AP0132 are ideally suited for low leakage/high impedance measurement, providing excellent accuracy and resolution for automatic test equipment.

Applications

- ☐ High voltage electroluminescent panel drivers
- ☐ High voltage electrostatic array drivers
- ☐ General multi-channel driver array

Package Options



18-Lead DIP



SOW-20

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C
Channel-to-Channel Crosstalk	10mV/V

* Distance of 1.6 mm from case for 10 seconds.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)*	Power Dissipation @ T_C = 25°C	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}	I_{DRM}*
18 lead plastic	-15mA	-40mA	1.5W	135	83	-15mA	-40mA
SOW - 20	-15mA	-40mA	1.4W	110	89	-15mA	-40mA

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	AP0116	-160			V	V_{GS} = 0, I_D = -100µA
		AP0120	-200				
		AP0130	-300				
		AP0132	-320				
		AP0140	-400				
$V_{GS(th)}$	Gate Threshold Voltage		-2		-5	V	V_{GS} = V_{DS}, I_D = -1mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-3.5		mV/°C	V_{GS} = V_{DS}, I_D = -1mA
I_{GSS}	Gate Body Leakage	AP0120 AP0130 AP0140			-10	nA	V_{GS} = ±20V, V_{DS} = 0V(3)
		AP0116 AP0132			-1	nA	V_{GS} = ±20V, V_{DS} = 0V(3)
I_{DSS}	Zero Gate Voltage Drain Current	AP0120			-1	µA	V_{GS} = 0, V_{DS} = Max Rating(3)
		AP0130 AP0140			-1	mA	V_{GS} = 0, V_{DS} = 0.8 Max Rating T_A = 125°C(3)
		AP0116			-1.5	nA	V_{GS} = 0V, V_{DS} = -100V(3)
					-3	µA	V_{GS} = 0, V_{DS} = 0.8 Max Rating T_A = 125°C(3)
		AP0132			-1.5	nA	V_{GS} = 0V, V_{DS} = -250V(3)
					-3	µA	V_{GS} = 0, V_{DS} = 0.8 Max Rating T_A = 125°C(3)
$I_{D(ON)}$	ON-State Drain Current		-15			mA	V_{GS} = -10V, V_{DS} = -25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance	AP0120 AP0130			600	Ω	V_{GS}= -10V, I_D = -10mA
		AP0116 AP0132 AP0140			700	Ω	V_{GS}= -10V, I_D = -10mA
$\Delta R_{DS(th)}$	Change in $R_{DS(th)}$ with Temperature			0.8		%/°C	V_{GS} = -10V, I_D = -10mA,
G_{FS}	Forward Transconductance		3.0	5.0		m℧	V_{DS} = -25V, I_D = -5mA
C_{ISS}	Input Capacitance			5.0	7.5	pF	V_{GS} = 0, V_{DS} = -25V, f = 1MHz
C_{OSS}	Common Source Output Capacitance			3.0	5.0		
C_{RSS}	Reverse Transfer Capacitance			1.0	2.0		
$t_{d(ON)}$	Turn-ON Delay Time			3		ns	V_{DD} = -25V, I_D = -10mA R_{GEN} = 25Ω
t_r	Rise Time			3			
$t_{d(OFF)}$	Turn-OFF Delay Time			5			
t_f	Fall Time			3			
V_{SD}	Diode Forward Voltage Drop				-1.5	V	V_{GS} = 0, I_{SD} = -25mA

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.
3. Average current per channel, measured with all 8 channels connected in parallel.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature
(For one channel)



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Gate-to-Source Voltage



Transfer Characteristics



V$_{(th)}$ and R$_{DS}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



Pin Configuration and Schematic



top view
18-pin DIP



top view
SOW - 20

Supertex inc.

8 P-Channel Latchable Power MOSFET Array

Ordering Information

V_{OO} (max)	$R_{O(ON)}$ (max)	$I_{O(ON)}$ (min)	$I_{O(OFF)}$* (max)	Order Number/Package	
				SO-16	Die
-320V	700 ohms	-15mA	-1.875nA	AP0332CG	AP0332ND

*Average current per channel, measured with all eight channels connected in parallel.

Features

- ☐ Low drain to source leakage
- ☐ Interfaces directly to TTL and CMOS logic
- ☐ 8 independent channels
- ☐ Low crosstalk between channels
- ☐ Low power dissipation
- ☐ Freedom from secondary breakdown
- ☐ Serial data input
- ☐ On-chip decoder, latch with reset and write disable circuitry

General Description

The Supertex AP0332 is an 8 P-Channel 320V common source power MOSFET array with a CMOS 8 bit addressable latch. The outputs are guaranteed to have very low leakage current. The outputs are addressed by logic inputs A0, A1, and A3. The addressed and unaddressed output can be turned on or off by the data, set, and write disable inputs.

The AP0332 is ideally suited for low leakage/high impedance measurements, providing excellent accuracy as well as resolution for automatic bare board test equipment and other applications.

Applications

- ☐ High impedance/low leakage measurements for bare board testers
- ☐ High voltage piezoelectric transducer drivers
- ☐ High voltage electroluminescent panel drivers
- ☐ High voltage electrostatic array drivers
- ☐ General multi-channel driver array

Pin Configuration



top view
SO-16

Absolute Maximum Ratings[1]

Off-state output voltage, V_{OO}	-320V
Logic supply voltage, V_{DD}	+0.5V to +18V
Logic input levels, all inputs	+0.5V to V_{DD}
Operating and storage temperature range	-55°C to +150°C
Soldering temperature[2]	300°C
Channel-to-channel crosstalk	10mV/V

Notes:
1. All voltages are referenced to V_{SS}.
2. Distance of 1.6mm from case for 10 seconds.

Electrical Characteristics (@ 25°C and V_{DD} = 15V unless otherwise specified)

DC Characteristics

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
$I_{O(OFF)}$	Off-State Output Current			-15	nA	V_O = max. rating, 8 outputs connected in parallel
$I_{O(ON)}$	On-State Output Current	-15			mA	V_O = 25V
$R_{O(ON)}$	On-State Output Resistance			700	Ω	I_O = -10mA
$\Delta R_{O(ON)}$	Change in $R_{O(ON)}$ with High Temperature		0.8		%/°C	I_O = -10mA
I_{DDQ}	Quiescent Logic Supply Current		0.05	16.5	µA	
V_{IL}	Input Low Voltage			3.5	V	
V_{IH}	Input High Voltage	12			V	
I_{IN}	Input Current			1	µA	

Note:
1. All voltages are referenced to V_{SS}.

AC Characteristics

Symbol	Parameter	Min	Typ	Max	Unit	Fig. 1*	Conditions
$t_{D(ON)}$	Turn-On Delay Time		800		ns	1a	V_O = 25V, I_O = -10mA
$t_{D(OFF)}$	Turn-Off Delay Time		800		ns	1b	
t_r	Rise Time		200		ns	10	
t_f	Fall Time		200		ns	11	
t_{PHL}, t_{PLH}	Propagation Delay Time from Write Disable to Output		87		ns	2	
t_{PHL}, t_{PLH}	Propagation Delay Time from Set to Output		87		ns	3	
t_{PHL}, t_{PLH}	Propagation Delay Time from Address to Output		107		ns	9	
t_W	Minimum Pulse Width – Data		50	100	ns	4	
t_W	Minimum Pulse Width – Address		100	200	ns	8	
t_W	Minimum Pulse Width – Set		40	75	ns	5	
t_S	Setup Time – Data to Write Disable	50			ns	6	
t_H	Hold Time – Data to Write Disable	75			ns	7	
C_{IN}	Input capacitance – Any Input		5	7.5	pF		

*Circled numbers refer to times indicated on Timing Diagram (Figure 1).

Note:
1. All voltages are referenced to V_{SS}.

Recommended Operating Conditions

(For maximum reliability, nominal operating conditons should be selected so that operation is always within the following ranges.)

Symbol	Parameter	V_{DD}	Min	Max	Unit
V_{DD}	Logic supply voltage		10.0	16.5	V
V_O	Output Voltage referenced to V_{DD}		0	-320	V
V_{IH}	Input High Voltage	15V	V_{DD} - 2	V_{DD}	V
V_{IL}	Input Low Voltage	15V	0	2	V
T_A	Operating Free-Air Temperature		0	70	°C

Note:
1. All voltages are referenced to V_{ss}.

Mode Selection

Data	Write Disable	Set	Addressed Output	Unaddressed Outputs
H L	L	L	Off On	Holdspriv.
H L	H	L	Holdspriv.	Holdspriv.
H L	L	H	Off On	Off
H L	H	H	Off	Off

Timing Diagram



Figure 1

Functional Block Diagram



Supertex inc.

8-Channel Logic to High-Voltage Level Translator

Ordering Information

Device	Package Options		
	20 Lead Plastic DIP	Plastic SOW-20*	Die
HT01	HT0130P	HT0130WG	HT0130X

* Same as SO-20 300 mil wide body.

Features

- ☐ Operating voltage up to 300V
- ☐ 5V to 15V logic input capability
- ☐ Output swings below GND if required
- ☐ Drives high-voltage P-channel MOS from logic level signal
- ☐ Surface mount packaging available
- ☐ No "floating logic" required
- ☐ 8 independent channels

Applications

- ☐ ATE systems
- ☐ Printers/plotters
- ☐ P-channel MOSFET control

Absolute Maximum Ratings [1,2]

Supply Voltage, V_{DD}		V_{NN} - 0.3V to +16V
Supply Voltage, V_{PP}		V_{NN} - 0.3V to + 300V
Supply Voltage, V_{NN}		-16V to 0.3V
Logic inputs levels	V_{IN}	V_{NN} - 0.3V to V_{DD} + 0.3V
	V_{OUTPUT}	V_{PP} + 0.3V max
I_{OUT} — DC per Channel		30mA
Continuous total power dissipation[2]		700mW
Operating temperature range		0°C to 70°C
Storage temperature range		-65°C to + 150°C

Notes:
1: All voltages are referenced to chip ground.
2: For operation above 25°C ambient derate linearly to 85°C at 8mW/°C.

General Description

The Supertex HT01 8-channel level translator is designed to implement necessary level translation between logic level signals and voltage swings required to drive high-voltage P-channel MOSFET transistors. This device is intended to provide gate drive signals to devices such as the Supertex AP01 P-channel MOSFET array in applications requiring active pull-up to a high-voltage (V_{PP}) line of up to 300 volts. Logic input can be from 5 volts to 15 volts and is referenced to the logic supply (V_{DD}).

When an input is switched to 4.2 volts below the V_{DD} supply, the corresponding output will typically switch from V_{PP} to V_{PP} -14 volts. If the V_{PP} supply remains above 12 volts, the negative supply (V_{NN}) would be connected to system ground (GND). If variations of the V_{PP} supply level require the P-channel MOSFET gate drive to swing below GND in order to turn on, connect the V_{NN} pin to a negative supply of up to -15 volts. The logic inputs can remain between V_{DD} and system ground (GND) and still provide correct operation.

In an OFF condition, the HT01 is a low power device. In an ON condition, each channel will dissipate power determined by the V_{PP} and VNN voltage. Internal power dissipation must be considered when the application requires that more than one channel be active at one time, especially at higher V_{PP} voltage values.

Pin Configuration



top view

20-pin DIP/SOW 20

Electrical Characteristics (over recommended operating conditions unless noted)

DC Characteristics

Symbol	Parameter	Min	Typ	Max	Units	Conditions
I_{DD}	V_{DD} Supply Current			0.001	mA	All OFF
			0.6	3.50	mA	1 ch ON, no load
I_{PP}	V_{PP} Supply Current			0.001	mA	All OFF
			0.4	1.0	mA	1 ch ON, no load
I_{NN}	V_{NN} Supply Current			0.001	mA	All OFF
			1.0	4.50	mA	1 ch ON, no load
I_{SOURCE}	Output Current	135	200		µA	Capacitive load
I_{SINK}	Output Current	66	100		µA	Capacitive load
V_{ON}	Output Voltage	V_{PP} - 17		V_{PP} - 10	V	V_{DD} = 4.75V
		V_{PP} - 17		V_{PP} - 12.5	V	V_{DD} = 15V
V_{OFF}	Output Voltage	V_{PP} - 0.5			V	
V_Z	Zener Voltage	11	14	17	V	Output to V_{PP}

AC Characteristics

Symbol	Parameter	Min	Typ	Max	Units	Conditions
t_{ON}	Turn on time, any channel		5		µs	V_{DD} = 10V, V_{NN} = GND
Δt_{ON}	Variation in t_{ON}, any 2 channels		5		%	V_{DD} = 10V, V_{NN} = GND
t_{OFF}	Turn off time, any channel		3		µs	V_{DD} = 10V, V_{NN} = GND
Δt_{OFF}	Variation in t_{OFF}, any 2 channels		5		%	V_{DD} = 10V, V_{NN} = GND

Recommended Operating Conditions*

Symbol	Parameter	Min	Typ	Max	Units
V_{DD}	Logic supply voltage	4.75		15	V
V_{PP}	Positive high voltage supply	V_{NN} + 12		275	V
V_{NN}	Negative supply	-15		0	V
V_{IH}	High-level input voltage	V_{DD} - 1.2		V_{DD}	V
V_{IL}	Low-level input voltage	0		V_{DD} - 4.2	V
T_A	Operating free-air temperature	0		+70	°C

* Power-up sequence V_{NN}, V_{DD}, V_{PP}.
Power-down sequence V_{PP}, V_{DD}, V_{NN}.

Function Table

Input Condition	Output Stage
High level	V_{PP}
Low level	V_{PP} - V_Z

Functional Block Diagram



(One of eight channels within the HT01)

Switching Waveforms and Test Circuit





(One of eight channels within the HT01)

Supertex inc.

Preliminary

High Voltage Isolated MOSFET Driver

Ordering Information

Package Options	
8-Pin Narrow Body SOIC	**8-Pin Plastic DIP**
HT0440LG	HT0440N4

Features

- ☐ ±400V input to output isolation
- ☐ ±700V isolation between outputs
- ☐ No external voltage supply required
- ☐ Dual isolated output drivers
- ☐ Option of internal or external clock

Applications

- ☐ Telecommunications
- ☐ Modems
- ☐ Solid state relays
- ☐ High side switches
- ☐ High end audio switches
- ☐ Avionics
- ☐ ATE

Absolute Maximum Ratings

Input to Output Isolation Voltage, V_{ISO}	±400V
Logic Input Voltage, V_A, V_B	–0.5 to +7.0V
Operating Temperature	–40°C to +85°C
Storage Temperature	–55°C to +150°C

Note: All voltages are referenced to ground.

For detailed circuit and application information, please refer to application note #AN-D26.

General Description

The Supertex HT0440 is a dual high voltage isolated driver utilizing Supertex's proprietary HVCMOS® technology. It is designed to drive discrete MOSFETs configured as bidirectional or unidirectional switches. It can drive N-channel MOSFETs as high side switches up to 400V. The HT04 generates two independent DC isolated voltages to the outputs, V_{OUTA} and V_{OUTB} when logic inputs A and B are at logic high. The internal clock of the HT04 can be disabled by applying an external clock signal to the CLK pin. This allows the power dissipation and AC characteristics to be tailored to meet specific needs. The HT04 does not require any external power supplies. The internal supply voltage is supplied by either of the two logic inputs A or B when they are at logic high.

Pin Configuration



top view

8-pin DIP/SO-8

Electrical Characteristics

(over recommended operating conditions, T_A = 25°C unless otherwise specified)

DC Characteristics

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
I_{IHA}, I_{IHB}	Logic high input current (per input)			500	μA	V_A = 3.5V, V_B = 3.5V, CLK = 0V
				250	μA	V_A = 3.5V, V_B = 3.5V, CLK = 500KHz
				1.0	mA	V_A = 3.5V, V_B = 3.5V, CLK = 2.0MHz
				2.0	mA	V_A = 5.5V, V_B = 5.5V, CLK = 0V
				1.0	mA	V_A = 5.5V, V_B = 5.5V, CLK = 500KHz
V_{OUTA}, V_{OUTB}	Output Voltage	6.0			V	V_A = 3.15V, V_B = 3.15V, CLK = 0V, no load
		5.0			V	V_A = 3.15V, V_B = 3.15V, CLK = 500KHz, no load
		6.0			V	V_A = 3.15V, V_B = 3.15V, CLK = 2.0MHz, no load
		10.0			V	V_A = 4.5V, V_B = 4.5V, CLK = 0V, no load
		8.0			V	V_A = 4.5V, V_B = 4.5V, CLK = 500KHz, no load
I_{ILA}	Logic low input A current			10	μA	V_A = 0.5V, V_B = high
I_{ILB}	Logic low input B current			10	μA	V_A = high, V_B = 0.5V
I_{ILQ}	Quiescent current			10	μA	V_A = 0.5V, V_B = 0.5V
V_{ISO}	Input to output isolation voltage	±400			V	
V_{CISO}	Output to output isolation voltage	±700			V	

AC Characteristics

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
$t_{d(ON)}$	Turn on delay time			50	μs	See timing diagram and test circuit
t_r	Rise time			650	μs	CLK = 0V, C_L = 600pF
$t_{d(OFF)}$	Turn off delay time			150	μs	
t_f	Fall time			3.0	ms	

Recommended Conditions

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
CLK	External clock frequency	0.5		2.0	MHz	
V_{IHCLK}	Clock input high voltage	3.15		5.5	V	
V_{ILCLK}	Clock input low voltage	0		0.5	V	
V_{IH}	Logic input high voltage	3.15		5.5	V	
V_{IL}	Logic input low voltage	0		0.5	V	
T_A	Operating temperature	-40		+85	°C	

Truth Table*

A	B	CLK	$V_{OUT}A$	$V_{OUT}B$	Internal Clock
0	0	0	Off	Off	Off
0	⎍	0	Off	On	On
⎍	0	0	On	Off	On
1	1**	0	On	On	On
0	0	Clk	Off	Off	Off
0	⎍	Clk	Off	On	Off
⎍	0	Clk	On	Off	Off
1	1**	Clk	On	On	Off

*CLK pin must be connected to ground when the internal clock is required.

**Due to the self powering nature of the HT04, when both A and B are logic high, the inputs are internally connected together. To return to individual channel operation, return both inputs to logic low. This transition plus raising the required channel high should occur in less time than the T_{OFF} specification.

Block Diagram



Timing Diagram



Test Circuit



Supertex inc.

Advanced Information

High Voltage Isolated MOSFET Driver

Ordering Information

Package Options	
8-Pin Narrow Body SOIC	**8-Pin Plastic DIP**
HT0740LG	HT0740N4

Features

- ☐ ±400V input to output isolation
- ☐ No external voltage supply required
- ☐ Low input logic current, 200µA max
- ☐ Floating isolated output
- ☐ 5.0V logic compatible

General Description

The Supertex HT07 is a single high voltage low input current isolated driver utilizing Supertex's proprietary HVCMOS® technology. It is designed to drive discrete MOSFETs configured as high side switches up to 400V. The HT07 generates an independent DC isolated voltage across the pair of outputs when the logic input is at a logic high. The HT07 does not require any external power supplies. The internal supply voltage is supplied from the logic input when it is in the high state.

Applications

- ☐ Telecommunications
- ☐ Modems
- ☐ Solid state relays
- ☐ High side switches
- ☐ High end audio switches
- ☐ Avionics
- ☐ ATE

Absolute Maximum Ratings

Input to Output Isolation Voltage, V_{ISO}	±400V
Logic Input Voltage, V_{IN}	–0.5 to +7.0V
Operating Temperature	–40°C to +85°C
Storage Temperature	–55°C to +150°C

Note: All voltages are referenced to ground.

Pin Configuration



top view

8-pin DIP/SO-8

Electrical Characteristics

(over recommended operating conditions, T_A = 25°C unless otherwise specified)

DC Characteristics

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
I_H	Logic input current high			200	µA	V_{IN} = 5.0V
I_{LQ}	Logic input current low (quiescent)			10	µA	V_{IN} = 0.5V
V_{OUT}	Output voltage across output terminals	5.0			V	V_{IN} = 3.15V, No load
		9.0			V	V_{IN} = 4.5V, No load
V_{IN}	Input voltage for zero output			0.8	V	No load
V_{ISO}	Input to output isolation voltage	±400			V	

AC Characteristics

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
$t_{d(ON)}$	Turn on delay time			50	µs	See timing diagram and test circuit
t_r	Rise time			650	µs	C_L = 600pF
$t_{d(OFF)}$	Turn off delay time			150	µs	
t_f	Fall time			3.0	ms	

Recommended Conditions

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
V_{IH}	Logic input high voltage	3.15		5.5	V	
V_{IL}	Logic input low voltage	0		0.5	V	
T_A	Operating temperature	-40		+85	°C	

Block Diagram



Timing Diagram



Test Circuit



Complementary Enhancement-Mode Vertical DMOS FET Quad Array

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ Max $Q_1 + Q_2$ or $Q_3 + Q_4$	Order Number / Package SOW-20*
40V	3.0Ω	TC0604WG

* Same as SO-20 with 300 mil wide body.

Features

- ☐ 4 independent channels
- ☐ 4 electrically isolated die
- ☐ Commercial and military versions available
- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Low C_{ISS} and fast switching speeds
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Telecom switches
- ☐ Logic level interface
- ☐ Battery operated system
- ☐ Photo voltaic drive
- ☐ Solid state relays
- ☐ Motor control

Electrical Characteristics

Refer to TN0604WG and TP0604WG data sheet for detailed characteristics of N- and P-channel devices.

Thermal Characteristics

Package	Plastic SOW-20	
I_D continuous & I_{DR} (single die)	N-Channel	1.0A
	P-Channel	-0.6A
I_D pulsed⁺ & I_{DRM}⁺	N-Channel	4.0A
	P-Channel	-2.0A
Power Dissipation @ $T_C = 25°C$‡		1.5W
θ_{ja} (°C/W)‡		85
θ_{jc} (°C/W)		—

⁺ Pulse test 300 μS pulse, 2% duty cycle.
‡ Total for package.

Advanced DMOS Technology

These enhancement-mode (normally-off) DMOS FET arrays utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex quad arrays use four independent DMOS transistors. They are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Pin Configuration



top view
SOW - 20

Note: See package outline section for dimensions.

N-Channel Enhancement-Mode Vertical DMOS FET Quad Array

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS\ (ON)}$ Max	Order Number / Package
		SOW-20*
40V	1.0Ω	TN0604WG

* Same as SO-20 with 300 mil wide body.

Features

- ☐ 4 independent channels
- ☐ 4 electrically isolated die
- ☐ Commercial and military versions available
- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Low C_{ISS} and fast switching speeds
- ☐ High input impedance and high gain

Applications

- ☐ Logic level interface – ideal for TTL and CMOS
- ☐ Solid state relays
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Analog switches
- ☐ General purpose line driver
- ☐ Telecom switches

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) DMOS FET arrays utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex quad arrays use four independent DMOS transistors. They are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Pin Configuration



top view
SOW - 20

Note: See package outline section for dimensions.

Thermal Characteristics

Package	I_D (continuous)* (single die)	I_D (pulsed)	Power Dissipation @ T_A = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}* (single die)	I_{DRM}
SOW-20	1.0A	4.0A	1.5W	—	84	1.0A	4.0A

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	40			V	V_{GS}= 0V, I_D = 2.0mA
$V_{GS(th)}$	Gate Threshold Voltage	0.6		1.6	V	V_{GS} = V_{DS}, I_D = 1.0mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature		-3.8	-4.5	mV/°C	V_{GS} = V_{DS}, I_D = 2.5mA
I_{GSS}	Gate Body Leakage			100	nA	V_{GS} = ±20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current			10	µA	V_{GS} = 0V, V_{DS} = Max Rating
				1.0	mA	V_{GS} = 0V, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current	1.5	2.1		A	V_{GS} = 5V, V_{DS} = 20V
		4.0	7.0			V_{GS} = 10V, V_{DS} = 20V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance		1.0	1.6	Ω	V_{GS} = 5V, I_D = 0.75A
				1.0	Ω	V_{GS} = 10V, I_D = 1.5A
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature		0.5	0.75	%/°C	V_{GS} = 10V, I_D = 1.5A
G_{FS}	Forward Transconductance	0.5	0.8		℧	V_{DS} = 20V, I_D = 1.5A
C_{ISS}	Input Capacitance		140	190	pF	V_{GS} = 0V, V_{DS} = 20V, f = 1 MHz
C_{OSS}	Common Source Output Capacitance		75	110		
C_{RSS}	Reverse Transfer Capacitance		25	50		
$t_{d(ON)}$	Turn-ON Delay Time			10	ns	V_{DD} = 20V, I_D = 0.5A, R_{GEN} = 25Ω
t_r	Rise Time			6.0		
$t_{d(OFF)}$	Turn-OFF Delay Time			25		
t_f	Fall Time			20		
V_{SD}	Diode Forward Voltage Drop		1.2	1.8	V	V_{GS} = 0, I_{SD} = 1.5A
t_{rr}	Reverse Recovery Time		300		ns	V_{GS} = 0, I_{SD} = 1A

Notes:
1: All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2: All A.C. parameters sample tested.

Switching Waveforms and Test Circuit



Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Ambient Temperature



Maximum Rated Safe Operating Area



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



V$_{(th)}$ and R$_{DS}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



N-Channel Enhancement-Mode Vertical DMOS FET Quad Array

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	Order Number / Package	
		14-Pin P-Dip	14-Pin C-Dip*
60V	1.5Ω	TN0606N6	TN0606N7

* 14 pin side brazed ceramic DIP

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ 4 independent channels
- ☐ 4 electrically isolated die
- ☐ Commercial and military versions available
- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Low C_{ISS} and fast switching speeds
- ☐ High input impedance and high gain

Applications

- ☐ Telecom switches
- ☐ Logic level interface
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Soild state relays
- ☐ Motor control

Thermal Characteristics

Package	Plastic DIP	Ceramic DIP
I_D continuous & I_{DR} (single die)	1.4A	1.6A
I_D pulsed+ & I_{DRM}+	6.0A	6.0A
Power Dissipation @ T_C = 25°C‡	3W	4W
θ_{ja} (°C/W)‡	83.3	62.5
θ_{jc} (°C/W)‡	41.6	31.2

+ Pulse test 300 µS pulse, 2% duty cycle.
‡ Total for package.

Advanced DMOS Technology

These enhancement-mode (normally-off) DMOS FET arrays utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex quad arrays use four independent DMOS transistors. They are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Electrical Characteristics

Refer to TN0606/TN0610 data sheet for detailed characteristics.

Pin Configuration



top view
14-pin DIP

P-Channel Enhancement-Mode Vertical DMOS FET Quad Array

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ Max	Order Number / Package
		SOW-20*
-40V	2.0Ω	TP0604WG

* Same as SO-20 with 300 mil wide body.

Features

- ☐ 4 independent channels
- ☐ 4 electrically isolated die
- ☐ Commercial and Military versions available
- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Low C_{ISS} and fast switching speeds
- ☐ High input impedance and high gain

Applications

- ☐ Telecom switches
- ☐ Logic level interface
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Soild state relays
- ☐ Motor control

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) DMOS FET arrays utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex quad arrays use four independent DMOS transistors. They are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Pin Configuration



top view
SOW 20

Note: See package outline section for dimensions.

Thermal Characteristics

Package	I_D (continuous)* (single die)	I_D (pulsed)	Power Dissipation @ T_A = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}* (single die)	I_{DRM}
SOW-20	-0.6A	-2.0A	1.5W	—	84	-0.6A	-2.0A

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	-40			V	V_{GS} = 0V, I_D = -2.0mA
$V_{GS(th)}$	Gate Threshold Voltage	-1.0		-2.4	V	V_{GS} = V_{DS}, I_D = -1.0mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature		-3.0	-4.5	mV/°C	V_{GS} = V_{DS}, I_D = -1.0mA
I_{GSS}	Gate Body Leakage			-100	nA	V_{GS} = ±20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current			-10	µA	V_{GS} = 0V, V_{DS} = Max Rating
				-1.0	mA	V_{GS} = 0V, V_{DS} = 0.8 Max Rating T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current	-0.4	-0.6		A	V_{GS} = -5V, V_{DS} = -20V
		-2.0	-3.3			V_{GS} = -10V, V_{DS} = -20V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance		2.0	3.5	Ω	V_{GS} = -5V, I_D = -250mA
			1.5	2.0		V_{GS} = -10V, I_D = -1.0A
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature		0.75	1.2	%/°C	V_{GS} = -10V, I_D = -1.0A
G_{FS}	Forward Transconductance	0.4	0.6		℧	V_{DS} = -20V, I_D = -1.0A
C_{ISS}	Input Capacitance		95	150	pF	V_{GS} = 0V, V_{DS} = -20V f = 1 MHz
C_{OSS}	Common Source Output Capacitance		85	120		
C_{RSS}	Reverse Transfer Capacitance		35	60		
$t_{d(ON)}$	Turn-ON Delay Time		5.0	8	ns	V_{DD} = -20V I_D = -1.0A R_{GEN} = 25Ω
t_r	Rise Time		7.0	18		
$t_{d(OFF)}$	Turn-OFF Delay Time		10	15		
t_f	Fall Time		6.0	19		
V_{SD}	Diode Forward Voltage Drop		-1.3	-2.0	V	V_{GS} = 0V, I_{SD} = -1.5A
t_{rr}	Reverse Recovery Time		300		ns	V_{GS} = 0V, I_{SD} = -1.5A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Ambient Temperature



Maximum Rated Safe Operating Area



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



V$_{(th)}$ and R$_{DS}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



P-Channel Enhancement-Mode Vertical DMOS FET Quad Array

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	Order Number / Package	
		14-Pin P-Dip	14-Pin C-Dip*
-60V	3.5Ω	TP0606N6	TP0606N7

* 14 pin side brazed ceramic DIP

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ 4 independent channels
- ☐ 4 electrically isolated die
- ☐ Commercial and Military versions available
- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Low C_{ISS} and fast switching speeds
- ☐ High input impedance and high gain

Applications

- ☐ Telecom switches
- ☐ Logic level interface
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Solid state relays
- ☐ Motor control

Thermal Characteristics

Package	Plastic DIP	Ceramic DIP
I_D continuous & I_{DR} (single die)	-0.65A	-0.75A
I_D pulsed+ & I_{DRM}+	-3.5A	-3.5A
Power Dissipation @ T_C = 25°C‡	3W	4W
θ_{ja} (°C/W)‡	83.3	62.5
θ_{jc} (°C/W)‡	41.6	31.2

+ Pulse test 300 µS pulse, 2% duty cycle.
‡ Total for package.

Advanced DMOS Technology

These enhancement-mode (normally-off) DMOS FET arrays utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex quad arrays use four independent DMOS transistors. They are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Electrical Characteristics

Refer to TP0606/TP0610 data sheet for detailed characteristics.

Pin Configuration



top view
14-pin DIP

N- and P-Channel Quad Power MOSFET Arrays

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max) Q1 + Q2 or Q3 + Q4	$V_{GS(th)}$ (max)		Order Number / Package		
		N-Channel	P-Channel	14-Pin P-Dip	14-Pin C-Dip*	20 Terminal LCC Quad
40V	3Ω	2.0V	-3.0V	VQ3001N6	VQ3001N7	VQ3001NF
40V	3Ω	1.6V	-2.4V	TQ3001N6	TQ3001N7	TQ3001NF
20V	3Ω	2.0V	-3.0V	VQ7254N6	VQ7254N7	—

* 14 pin side brazed ceramic DIP

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices
- ☐ Low threshold version available

Applications

- ☐ Telecom switches
- ☐ Logic level interface
- ☐ Battery operated systems
- ☐ Photo voltaic drive
- ☐ Soild state relays
- ☐ Motor control

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 30V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) DMOS FET arrays utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex quad arrays use four independent DMOS transistors. They are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Thermal Characteristics

Package	I_D (continuous)*		I_D (pulsed)†		Power Dissipation*	θ_{ja}	θ_{jc}	I_{DR}		I_{DRM}†	
	N	P	N	P	@ T_C = 25°C	°C/W	°C/W	N	P	N	P
Ceramic Dip	1.6A	-0.75A	3.0A	-3.0A	2.0W	—	62.5	1.6A	-0.75A	3.0A	-3.0A
Plastic Dip	1.4A	-0.65A	3.0A	-3.0A	1.5W	—	83.3	1.4A	-0.65A	3.0A	-3.0A
20 Terminal LCC	410mA	-300mA	3.0A	-3.0A	1.0W	—	125.0	410mA	-300mA	3.0A	-3.0A

* Total for 4 die.
† Each die.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		N-Channel Min	N-Channel Max	P-Channel Min	P-Channel Max	Unit	Test Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	TQ3001	40		-40		V	V_{GS} = 0, I_D = 10µA
		VQ3001						
		VQ7254	20		-20			
$V_{GS(th)}$	Gate Threshold Voltage	VQ3001	0.8	2.5	-0.8	-4.5	V	V_{GS} = V_{DS}, I_D = 1mA, T_A = 25°C
		VQ7254						
		TQ3001	0.6	1.6	-1.0	-2.4	V	
		VQ7254	0.65		-0.65		V	V_{GS} = V_{DS}, I_D = 1mA, T_A = 85°C
I_{GSS}	Gate Body Leakage			100		-100	nA	V_{GS} = ±20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current			10		-10	µA	V_{GS} = 0V, V_{DS} = 0.8 Min. Rating
				500		-500	µA	V_{GS} = 0V, V_{DS} = 0.8 Min. Rating, T_A = 125°C
$V_{DS(ON)}$	Total Static Drain-to-Source ON-State Voltage	VQ3001		1.0		-2.0	V	V_{GS} = 11.4V, I_D = 1A
		TQ3001						
		VQ7254		1.0		-2.0		
$R_{DS(ON)}$	Total Static Drain-to-Source ON-State Resistance	TQ3001		1.5		3.5	Ω	V_{GS} = 5.0V, I_D = 250mA
		VQ3001		1.0		2.0		V_{GS} = 11.4V, I_D = 1A
		TQ3001						
		VQ7254		1.0		2.0		
G_{FS}	Forward Transconductance		200		200		m℧	V_{DS} = 10V, I_D = 0.5A
C_{ISS}	Input Capacitance			190		195	pF	V_{GS} = 0V, V_{DS} = 20V, f = 1Mz
C_{OSS}	Output Capacitance			110		120		
C_{RSS}	Reverse Transfer Capacitance			50		60		
$t_{(ON)}$	Turn-ON Time			30		30	ns	V_{DD} = 15V, I_D = 0.6A, R_{GEN} = 25Ω
$t_{(OFF)}$	Turn-OFF Time			30		30	ns	
V_{SD}	Forward ON Voltage	VQ7254		1.8		-2	V	V_{GS} = 0V, I_F = 1.5A
		VQ3001		1.8		-2		V_{GS} = 0V, I_F = 1.5A
		TQ3001						

Notes:
1. All D.C. parameters 100% tested (pulse test: 300µs pulse, 2% duty cycle).
2. All A.C. parameters sample tested.
3. Refer to device types TN06L and TP06L for characteristic curves.

Switching Waveforms and Test Circuit





FET polarity in test circuit is N-channel only.

Pin Configurations



20-pin Ceramic LCC



top view
14-pin DIP

Complementary Enhancement-Mode Vertical DMOS FET Quad Array

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max) Q1 + Q2 or Q3 + Q4	Order Number / Package	
		14-Pin P-Dip	14-Pin C-Dip*
60V	11Ω	VC0106N6	VC0106N7

* 14-pin Side Brazed Ceramic Dip.

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ 4 independent channels
- ☐ 4 electrically isolated die
- ☐ Commercial and military versions available
- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Low C_{ISS} and fast switching speeds
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Motor control
- ☐ Amplifiers
- ☐ Convertors
- ☐ Switches
- ☐ Power supply circuits
- ☐ Driver (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Thermal Characteristics

Package		Plastic DIP	Ceramic DIP
I_D continuous & I_{DR} (single die)	N-Channel	0.56A	0.7A
	P-Channel	-0.35A	-0.4A
I_D pulsed† & I_{DRM}†	N-Channel	2.0A	2.0A
	P-Channel	-1.0A	-1.0A
Power Dissipation @ T_C = 25°C‡		2W	3W
θ_{ja} (°C/W)‡		110	83.3
θ_{jc} (°C/W)‡		62.5	41.6

† Pulse test 300 μS pulse, 2% duty cycle.
‡ Total for package.

Advanced DMOS Technology

These enhancement-mode (normally-off) DMOS FET arrays utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex quad arrays use four independent DMOS transistors. They are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Electrical Characteristics

Refer to VN0104/VN0106/VN0109 and VP0104/VP0106/VP0109 data sheets for detailed characteristics of N- and P-channel devices.

Pin Configuration



top view
14-pin DIP

N-Channel Enhancement-Mode Vertical DMOS FET Quad Array

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	Order Number / Package	
		14-Pin P-Dip	14-Pin C-Dip*
40V	3Ω	VN0104N6	VN0104N7
60V	3Ω	VN0106N6	VN0106N7

* 14-pin Side Brazed Ceramic Dip.

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ 4 independent channels
- ☐ 4 electrically isolated die
- ☐ Commercial and military versions available
- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Low C_{ISS} and fast switching speeds
- ☐ High input impedance and high gain

Applications

- ☐ Motor control
- ☐ Amplifiers
- ☐ Convertors
- ☐ Switches
- ☐ Power supply circuits
- ☐ Driver (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Thermal Characteristics

Package	Plastic DIP	Ceramic DIP
I_D continuous & I_{DR} (single die)	0.56A	0.7A
I_D pulsed+ & I_{DRM}+	2.0A	2.0A
Power Dissipation @ $T_C = 25°C$‡	2W	3W
θ_{ja} (°C/W)‡	110	83.3
θ_{jc} (°C/W)‡	62.5	41.6

+ Pulse test 300 μS pulse, 2% duty cycle.
‡ Total for package.

Advanced DMOS Technology

These enhancement-mode (normally-off) DMOS FET arrays utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex quad arrays use four independent DMOS transistors. They are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Electrical Characteristics

Refer to VN0104/VN0106/VN0109 data sheet for detailed characteristics.

Pin Configuration



top view
14-pin DIP

P-Channel Enhancement-Mode Vertical DMOS FET Quad Array

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	Order Number / Package	
		14-Pin P-DIP	14-Pin C-DIP*
-40V	8Ω	VP0104N6	VP0104N7
-60V	8Ω	VP0106N6	VP0106N7

* 14-pin Side Brazed Ceramic DIP.

Features

- ☐ 4 independent channels
- ☐ 4 electrically isolated die
- ☐ Commercial and military versions available
- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Low C_{ISS} and fast switching speeds
- ☐ High input impedance and high gain

Applications

- ☐ Motor control
- ☐ Convertors
- ☐ Power supply circuits
- ☐ Driver (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)
- ☐ Amplifiers
- ☐ Switches

Thermal Characteristics

Package	Plastic DIP	Ceramic DIP
I_D continuous & I_{DR} (single die)	-0.35A	-0.4A
I_D pulsed+ & I_{DRM}+	-1.0A	-1.0A
Power Dissipation @ T_C = 25°C‡	2W	3W
θ_{ja} (°C/W)‡	110	83.3
θ_{jc} (°C/W)‡	62.5	41.6

+ Pulse test 300 µS pulse, 2% duty cycle.
‡ Total for package.

Advanced DMOS Technology

These enhancement-mode (normally-off) DMOS FET arrays utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex quad arrays use four independent DMOS transistors. They are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Electrical Characteristics

Refer to VP0104/VP0106/VP0109 data sheet for detailed characteristics.

Pin Configuration



top view
14-pin DIP

N-Channel Enhancement-Mode Vertical DMOS FET Quad Array

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package	
			14-Pin P-DIP	14-Pin C-DIP*
60V	5.5Ω	0.5A	VQ1000N6	VQ1000N7

* 14 pin side brazed ceramic DIP

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ Very high input impedance
- ☐ Very high speed
- ☐ Low on-resistance
- ☐ No secondary breakdown
- ☐ High reliability

Applications

- ☐ Logic to high current interface
- ☐ High speed line driver
- ☐ LED digit strobe driver
- ☐ Linear amplifiers
- ☐ Stepper motor drive

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 30V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) DMOS FET arrays utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex quad arrays use four independent DMOS transistors. They are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Pin Configuration



top view
14-pin DIP

Thermal Characteristics (@ T_A = 25°C)

Test	Unit	Each Transistor	All four Transistors
			VQ1000N7
Total Power Dissipation	Watts	1.30	2.0
Thermal Resistance (Case)	°C/W	96.2	62.5
Thermal Coupling Factor (K)			
Q_1 - Q_4 or Q_2 - Q_3	%	60	
Q_1 - Q_2, Q_3 - Q_4, Q_1 - Q_3 or Q_4 - Q_2	%	50	
Continuous Drain Current [2, 3]	A	0.225	—
Pulsed Drain Current [1, 3]	A	1.0	—

Notes:
1. All D.C. parameter 100% tested at 25°C unless otherwise stated. (Pulse test: 300 µs, 2% duty cycle.)
2. I_D (continuous) is limited by max rated T_j.
3. T_C = 25°C.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	60			V	V_{GS} = 0V, I_D = 100µA
$V_{GS(th)}$	Gate Threshold Voltage	0.8		2.5	V	V_{GS} = V_{DS}, I_D = 1.0mA
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature		-3.0	-5.0	mV/°C	V_{GS} = V_{DS}, I_D = 1.0mA
I_{GSS}	Gate Body Leakage			100	nA	V_{GS} = ±20V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current			10	µA	V_{GS} = 0V, V_{DS} = Max Rating
				500		V_{GS} = 0, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current	0.5			A	V_{GS} = 10V, V_{DS} = 10V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			7.5	Ω	V_{GS} = 5V, I_D = 0.2A
				5.5		V_{GS} = 10V, I_D = 0.3A
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature		0.6	1.1	%/°C	V_{GS} = 10V, I_D = 0.3A
G_{FS}	Forward Transconductance	100			m℧	V_{DS} = 10V, I_D = 0.5A
C_{ISS}	Input Capacitance			60	pF	V_{GS} = 0V, V_{DS} = 25V, f = 1 MHz
C_{OSS}	Common Source Output Capacitance			25		
C_{RSS}	Reverse Transfer Capacitance			5		
$t_{(ON)}$	Turn-ON Time			10	ns	V_{DD} = 15V, I_D = 0.6A, R_{GEN} = 50Ω
$t_{(OFF)}$	Turn-OFF Time			10		
V_{SD}	Diode Forward Voltage Drop		0.85		V	V_{GS} = 0, I_{SD} = 0.5A
t_{rr}	Reverse Recovery Time		165		ns	V_{GS} = 0, I_{SD} = 0.3A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Thermal Coupling and Effective Thermal Resistance

In multiple chip devices, coupling of heat between die occurs. The junction temperature can be calculated as follows:

$$\Delta T_{J1} = R_{\theta 1} P_{D1} + R_{\theta 2} K_{\theta 2} P_{D2} + R_{\theta 3} K_{\theta 3} P_{D3} + R_{\theta 4} K_{\theta 4} P_{D4} \quad (1)$$

where ΔT_{J1} is the change injunction temperature of die 1.

$R_{\theta 1}$ thru 4 is the thermal resistance of die 1 through 4.

P_{D1} thru 4 is the power dissipated in die 1 through 4.

$K_{\theta 2}$ thru 4 is the thermal coupling between die 1 and die 2 through 4.

An effective package thermal resistance can be defined as follows:

$$R_{\theta\,(EFF)} = \Delta T_{J1}/P_{DT} \quad (2)$$

where P_{DT} is the total package power dissipation.

Assuming equal thermal resistance for each die, equation (1) simplifies to:

$$\Delta T_{J1} = R_{\theta 1}(P_{D1} + K_{\theta 2} P_{D2} + K_{\theta 3} P_{D3} + K_{\theta 4} P_{D4}) \quad (3)$$

For conditions where $P_{D1} = P_{D2} = P_{D3} = P_{D4}$, $P_{DT} = 4P_D$, equation (3) can be further simplified and, by substituting into equation (2), results in:

$$R\theta_{(EFF)} = R_{\theta 1}\,(1 + K_{\theta 2} + K_{\theta 3} + K_{\theta 4})/4 \quad (4)$$

Values for the coupling factors when the ambient is used as a reference are given in the previous table. If significant power is to be dissipated in two die, die at the opposite ends of the package should be used so that lowest position junction temperatures will result.

Drain-Source Diode (t_{rr} - Reverse Recovery Time)

The internal drain-source diodes of DMOS FETs may be used as catch diodes or free-wheeling diodes. Current ratings for these diodes are the same as the continuous and peak drain current ratings for the DMOS FET.

Reverse recovery time is measured using the circuit below. Forward and reverse current I_F and I_R are equal and are tested at the continuous and peak current ratings of the DMOS FET.

Switching Waveforms and Test Circuits



T_{RR} Test Circuit



T_{RR} Test Waveforms



Switching Time Test Circuit



Switching Time Test Waveform

Typical Performance Curves

Output Characteristics



Saturation Characteristics



Static Transfer Characteristics



Transconductance vs. Drain Current



Output Conductance vs. Drain Current



Transconductance vs. Gate-Source Voltage



Typical Performance Curves

Drain-to-Source ON Resistance
vs. Gate-to-Source Voltage



Capacitance vs. Drain-to-Source Voltage



Switching Speed



Supertex inc.

N-Channel Enhancement-Mode Vertical DMOS FET Quad Array

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package
			Quad Ceramic DIP*
30V	1.0Ω	2.0A	VQ1001P

* 14 pin side brazed ceramic DIP

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Motor control
- ☐ Convertors
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Driver (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 30V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) DMOS FET arrays utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex quad arrays use four independent DMOS transistors. They are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Pin Configuration



top view

14-pin DIP

Thermal Characteristics

Test	Unit	Each Transistor	All Four Transistors
		VQ1001P	VQ1001P
Total Power Dissipation	Watts	1.3	2.0
Thermal Resistance (Case)	°C/W	96.2	62.5
Continuous Drain Current	A	0.85	
Pulsed Drain Current	A	3.0	

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	30			V	V_{GS} = 0V, I_D = 10µA
$V_{GS(th)}$	Gate Threshold Voltage	0.8		2.5	V	V_{GS} = V_{DS}, I_D = 1mA
I_{GSS}	Gate Body Leakage			100	nA	V_{GS} = ±15V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current			10	µA	V_{GS} = 0V, V_{DS} = Max Rating
				500		V_{GS} = 0V, V_{DS} = 0.8 Max Rating T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current	2			A	V_{GS} = 12V, V_{DS} = 10V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			1	Ω	V_{GS}= 12V, I_D = 1.0A
G_{FS}	Forward Transconductance	200			m℧	V_{DS} = 10V, I_D = 0.5A
C_{ISS}	Input Capacitance			110	pF	V_{GS} = 0, V_{DS} = 15V, f = 1 MHz
C_{OSS}	Common Source Output Capacitance			110		
C_{RSS}	Reverse Transfer Capacitance			35		
$t_{(ON)}$	Turn-ON Time			30	ns	V_{DD} = 15V, I_D = 0.6A R_{GEN} = 25Ω
$t_{(OFF)}$	Turn-OFF Time			30		
V_{SD}	Diode Forward Voltage Drop		0.85		V	V_{GS} = 0, I_{SD} = 1A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Supertex inc.

N-Channel Enhancement-Mode Vertical DMOS FET Quad Array

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package	
			Quad Ceramic DIP*	Quad Plastic DIP
60V	3.5Ω	1.5A	VQ1004P	VQ1004J

* 14 pin side brazed ceramic DIP

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Motor control
- ☐ Convertors
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Driver (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 30V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) DMOS FET arrays utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex quad arrays use four independent DMOS transistors. They are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Pin Configuration



top view

14-pin DIP

Thermal Characteristics

Test	Unit	Each Transistor		All Four Transistors	
		VQ1004P	VQ1004J	VQ1004P	VQ1004J
Total Power Dissipation	Watts	1.3	1.3	2.0	2.0
Thermal Resistance (Case)	°C/W	96.2	96.2	62.5	62.5
Continuous Drain Current	A	0.46	0.46		
Pulsed Drain Current	A	2.0	2.0		

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	60			V	V_{GS} = 0V, I_D = 10μA
$V_{GS(th)}$	Gate Threshold Voltage	0.8		2.5	V	$V_{GS} = V_{DS}$, I_D = 1mA
I_{GSS}	Gate Body Leakage			100	nA	V_{GS} = ±15V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current			1	μA	V_{GS} = 0V, V_{DS} = Max Rating
				500		V_{GS} = 0V, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current	1.5			A	V_{GS} = 10V, V_{DS} = 10V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			5	Ω	V_{GS}= 5V, I_D = 0.3A
				3.5		V_{GS}= 10V, I_D = 1.0A
G_{FS}	Forward Transconductance	170			m℧	V_{DS} = 10V, I_D = 0.5A
C_{ISS}	Input Capacitance			60	pF	V_{GS} = 0V, V_{DS} = 24V, f = 1 MHz
C_{OSS}	Common Source Output Capacitance			50		
C_{RSS}	Reverse Transfer Capacitance			10		
$t_{(ON)}$	Turn-ON Time			10	ns	V_{DD} = 25V, I_D = 1A, R_{GEN} = 25Ω
$t_{(OFF)}$	Turn-OFF Time			10		
V_{SD}	Diode Forward Voltage Drop		0.9		V	V_{GS} = 0, I_{SD} = 1A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300μs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Supertex inc.

P-Channel Enhancement-Mode Vertical DMOS FET Quad Array

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package
			Quad Ceramic DIP*
-30V	2.0Ω	-1.5A	VQ2001P

* 14-pin side-brazed ceramic DIP.

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Advanced DMOS Technology

These enhancement-mode (normally-off) DMOS FET arrays utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex quad arrays use four independent DMOS transistors. They are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Applications

- ☐ Motor control
- ☐ Convertors
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Driver (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Pin Configuration



top view

14-pin DIP

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Thermal Characteristics (T_A = 25°C)

Test	Unit	Each Transistor	All Four Transistors
Total Power Dissipation	Watts	1.3	2.0
Thermal Resistance (Case)	°C/W	96.2	62.5
Continuous Drain Current	A	-0.6	—
Pulsed Drain Current	A	-2.0	—

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	-30			V	V_{GS} = 0V, V_{DS}= -10µA
$V_{GS(th)}$	Gate Threshold Voltage	-1.4	-1.8	-4.5	V	V_{GS} = V_{DS}, I_D = -1mA
I_{GSS}	Gate Body Leakage			-100	nA	V_{GS} = ±15V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current			-10	µA	V_{GS} = 0V, V_{DS}= Max Rating
				-500		V_{GS} = 0V, V_{DS} = 0.8 Max Rating T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current	-1.5			A	V_{GS} = -12V, V_{DS} = -10V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance		1.5	2.0	Ω	V_{GS} = -12V, I_D = -1A
G_{FS}	Forward Transconductance	200			m℧	V_{DS} = -10V, I_D = -0.5A
C_{ISS}	Input Capacitance			150	pF	V_{GS} = 0V, V_{DS} = -25V f = 1 MHz
C_{OSS}	Common Source Output Capacitance			120		
C_{RSS}	Reverse Transfer Capacitance			60		
$t_{(ON)}$	Turn-ON Time			30	ns	V_{DD} = -25V, I_D = -1A
$t_{(OFF)}$	Turn-OFF Time			30	ns	R_{GEN} = 25Ω
V_{SD}	Diode Forward Voltage Drop			-1.8	V	V_{GS} = 0, I_{SD} = -1A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





P-Channel Enhancement-Mode Vertical DMOS FET Quad Array

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package
			Quad Ceramic DIP*
-90V	5.0Ω	-1.0A	VQ2006P

* 14-pin side-brazed ceramic DIP.

High Reliability Devices

See pages 5-4 and 5-5 for MILITARY STANDARD Process Flows and Ordering Information.

Features

- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Low C_{ISS} and fast switching speeds
- ☐ Excellent thermal stability
- ☐ Integral Source-Drain diode
- ☐ High input impedance and high gain
- ☐ Complementary N- and P-channel devices

Applications

- ☐ Motor control
- ☐ Convertors
- ☐ Amplifiers
- ☐ Switches
- ☐ Power supply circuits
- ☐ Driver (relays, hammers, solenoids, lamps, memories, displays, bipolar transistors, etc.)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	± 30V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) DMOS FET arrays utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex quad arrays use four independent DMOS transistors. They are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Pin Configuration



top view

14-pin DIP

Thermal Characteristics (T_A = 25°C)

Test	Unit	Each Transistor	All Four Transistors
Total Power Dissipation	Watts	1.3	2.0
Thermal Resistance (Case)	°C/W	96.2	62.5
Continuous Drain Current	A	-0.41	—
Pulsed Drain Current	A	-3.0	—

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	-90			V	V_{GS} = 0V, V_{DS}= -10µA
$V_{GS(th)}$	Gate Threshold Voltage	-1.4	-1.8	-4.5	V	V_{GS} = V_{DS}, I_D = -1mA
I_{GSS}	Gate Body Leakage			-100	nA	V_{GS} = ±30V, V_{DS} = 0V
I_{DSS}	Zero Gate Voltage Drain Current			-10	µA	V_{GS} = 0V, V_{DS}= Max Rating
				-500		V_{GS} = 0V, V_{DS} = 0.8 Max Rating, T_A = 125°C
$I_{D(ON)}$	ON-State Drain Current	-1.0			A	V_{GS} = -10V, V_{DS} = -10V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance		2.5	5.0	Ω	V_{GS} = -10V, I_D = -1A
G_{FS}	Forward Transconductance	200			m℧	V_{DS} = -10V, I_D = -0.5A
C_{ISS}	Input Capacitance			150	pF	V_{GS} = 0V, V_{DS} = -25V, f = 1 MHz
C_{OSS}	Common Source Output Capacitance			65		
C_{RSS}	Reverse Transfer Capacitance			25		
t_r	Rise Time			15	ns	V_{DD} = -25V, I_D = -0.5A, R_{GEN} = 25Ω
$t_{d(ON)}$	Turn-ON Delay Time			40		
t_f	Fall Time			30		
$t_{d(OFF)}$	Turn-OFF Delay Time			30		
V_{SD}	Diode Forward Voltage Drop			-1.8	V	V_{GS} = 0, I_{SD} = -1A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Chapter 11 – DMOS Depletion-Mode MOSFETs

Preliminary

N-Channel Depletion-Mode Vertical DMOS FETs

Ordering Information

BV_{DSX} / BV_{DGX}	$R_{DS(ON)}$ (max)	I_{DSS} (min)	Order Number / Package		
			TO-92	TO-243AA*	DIE
300V	12Ω	200mA	DN2530N3	DN2530N8	DN2530ND

* Same as SOT-89. For carrier tape reels specify P023 for 1,000 units or P024 for 2,000 units.

Features

- ☐ High input impedance
- ☐ Low input capacitance
- ☐ Fast switching speeds
- ☐ Low on resistance
- ☐ Free from secondary breakdown
- ☐ Low input and output leakage

Applications

- ☐ Normally-on switches
- ☐ Solid state relays
- ☐ Converters
- ☐ Linear amplifiers
- ☐ Constant current sources
- ☐ Power supply circuits
- ☐ Telecom

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSX}
Drain-to-Gate Voltage	BV_{DGX}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These depletion-mode (normally-on) transistors utilize an advanced vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-243AA
(SOT-89)



TO-92

Note: See package outline section for discrete pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}*	I_{DRM}
TO-92	175mA	500mA	1.0W	125	170	175mA	500mA
TO-243AA	200mA	500mA	—	15	78†	200mA	500mA

* I_D (continuous) is limited by max rated T_j.
† Mounted on FR4 board, 25mm x 25mm x 1.57mm. Significant P_D increase possible on ceramic substrate.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSX}	Drain-to-Source Breakdown Voltage	300			V	V_{GS} = -5.0V, I_D = 100µA
$V_{GS(OFF)}$	Gate-to-Source OFF Voltage	-1.0		-5.0	V	V_{DS} = 25V, I_D= 10µA
$\Delta V_{GS(OFF)}$	Change in $V_{GS(OFF)}$ with Temperature			4.5	mV/°C	V_{DS} = 25V, I_D= 10µA
I_{GSS}	Gate Body Leakage Current			100	nA	V_{GS} = ± 20V, V_{DS} = 0V
$I_{D(OFF)}$	Drain-to-Source Leakage Current			10	µA	V_{GS} = -10V, V_{DS} = Max Rating
				1	mA	V_{GS} = -10V, V_{DS} = 0.8 Max Rating T_A = 125°C
I_{DSS}	Saturated Drain-to-Source Current	200			mA	V_{GS} = 0V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			12	Ω	V_{GS} = 0V, I_D = 150mA
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			1.1	%/°C	V_{GS} = 0V, I_D = 150mA
G_{FS}	Forward Transconductance	300			m℧	I_D = 150mA, V_{DS} = 10V
C_{ISS}	Input Capacitance			300	pF	V_{GS} = -10V, V_{DS} = 25V f = 1 MHz
C_{OSS}	Common Source Output Capacitance			30		
C_{RSS}	Reverse Transfer Capacitance			5		
$t_{d(ON)}$	Turn-ON Delay Time			10	ns	V_{DD} = 25V, I_D = 150mA, R_{GEN} = 25Ω
t_r	Rise Time			15		
$t_{d(OFF)}$	Turn-OFF Delay Time			15		
t_f	Fall Time			20		
V_{SD}	Diode Forward Voltage Drop			1.8	V	V_{GS} = -10V, I_{SD} = 150mA
t_{rr}	Reverse Recovery Time		600		ns	V_{GS} = -10V, I_{SD} = 1A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





N-Channel Depletion-Mode Vertical DMOS FETs

Ordering Information

BV_{DSX} / BV_{DGX}	$R_{DS(ON)}$ (max)	I_{DSS} (min)	Order Number / Package				
			TO-39	TO-92	TO-220	TO-243AA*	DIE
350V	25Ω	150mA	DN2535N2	DN2535N3	DN2535N5	—	DN2535ND
400V	25Ω	150mA	DN2540N2	DN2540N3	DN2540N5	DN2540N8	DN2540ND

* Same as SOT-89. For carrier tape reels specify P023 for 1,000 units or P024 for 2,000 units.

Features

- ☐ High input impedance
- ☐ Low input capacitance
- ☐ Fast switching speeds
- ☐ Low on resistance
- ☐ Free from secondary breakdown
- ☐ Low input and output leakage

Applications

- ☐ Normally-on switches
- ☐ Solid state relays
- ☐ Converters
- ☐ Linear amplifiers
- ☐ Constant current sources
- ☐ Power supply circuits
- ☐ Telecom

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSX}
Drain-to-Gate Voltage	BV_{DGX}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These low threshold depletion-mode (normally-on) transistors utilize an advanced vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-39



TO-92

TO-243AA
(SOT-89)



TO-220

Note: See package outline section for discrete pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}*	I_{DRM}
TO-39	300mA	500mA	3.5W	35	125	300mA	500mA
TO-92	120mA	500mA	1.0W	125	170	120mA	500mA
TO-220	500mA	500mA	15.0W	8.3	70	500mA	500mA
TO-243AA	300mA	500mA	–	15	78†	300mA	500mA

* I_D (continuous) is limited by max rated T_j.
† Mounted on FR5 board, 25mm x 25mm x 1.57mm. Significant P_D increase possible on ceramic substrate. T_A = 25°C

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSX}	Drain-to-Source Breakdown Voltage	DN2540	400			V	V_{GS} = -5V, I_D = 100µA
		DN2535	350				
$V_{GS(OFF)}$	Gate-to-Source OFF Voltage		-1.5		-3.5	V	V_{DS} = 25V, I_D= 10µA
$\Delta V_{GS(OFF)}$	Change in $V_{GS(OFF)}$ with Temperature				4.5	mV/°C	V_{DS} = 25V, I_D= 10µA
I_{GSS}	Gate Body Leakage Current				100	nA	V_{GS} = ± 20V, V_{DS} = 0
$I_{D(OFF)}$	Drain-to-Source Leakage Current				10	µA	V_{GS} = -10V, V_{DS} = Max Rating
					1	mA	V_{GS} = -10V, V_{DS} = 0.8 Max Rating T_A = 125°C
I_{DSS}	Saturated Drain-to-Source Current		150			mA	V_{GS} = 0V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			17	25	Ω	V_{GS} = 0V, I_D = 120mA
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature				1.1	%/°C	V_{GS} = 0V, I_D = 120mA
G_{FS}	Forward Transconductance			325		m℧	I_D = 100mA, V_{DS} = 10V
C_{ISS}	Input Capacitance			200	300	pF	V_{GS} = -10V, V_{DS} = 25V f = 1 MHz
C_{OSS}	Common Source Output Capacitance			12	30		
C_{RSS}	Reverse Transfer Capacitance			1	5		
$t_{d(ON)}$	Turn-ON Delay Time				10	ns	V_{DD} = 25V, I_D = 150mA, R_{GEN} = 25Ω
t_r	Rise Time				15		
$t_{d(OFF)}$	Turn-OFF Delay Time				15		
t_f	Fall Time				20		
V_{SD}	Diode Forward Voltage Drop				1.8	V	V_{GS} = -10V, I_{SD} = 120mA
t_{rr}	Reverse Recovery Time			800		ns	V_{GS} = -10V, I_{SD} = 1A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Ambient Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



BV$_{DSS}$ Variation with Temperature



On-Resistance vs. Drain Current



Transfer Characteristics



VGS (Off) and RDS Variation with Temperature



Capacitance Vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



Advanced Information

N-Channel Depletion-Mode Vertical DMOS FETs

Ordering Information

BV_{DSX} / BV_{DGX}	$R_{DS(ON)}$ (max)	I_{DSS} (min)	Order Number / Package	
			TO-92	DICE
200V	4.0Ω	600mA	DN2620N3	DN2620ND
240V	4.0Ω	600mA	DN2624N3	DN2624ND

Features

- ☐ High input impedance
- ☐ Low input capacitance
- ☐ Fast switching speeds
- ☐ Low on resistance
- ☐ Free from secondary breakdown
- ☐ Low input and output leakage

Applications

- ☐ Normally-on switches
- ☐ Solid state relays
- ☐ Converters
- ☐ Linear amplifiers
- ☐ Constant current sources
- ☐ Power supply circuits
- ☐ Telecom

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSX}
Drain-to-Gate Voltage	BV_{DGX}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These low threshold depletion-mode (normally-on) transistors utilize an advanced vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-92

Note: See package outline section for discrete pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}*	I_{DRM}
TO-92	300mA	1.0A	1.0W	125	170	300mA	1.0A

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV_{DSX}	Drain-to-Source Breakdown Voltage	DN2624	240			V	V_{GS} = -3.5V, I_D = 100µA
		DN2620	200				
$V_{GS(OFF)}$	Gate-to-Source OFF Voltage		–1		–3	V	V_{DS} = 25V, I_D= 10µA
$\Delta V_{GS(OFF)}$	Change in $V_{GS(OFF)}$ with Temperature				4.5	mV	V_{DS} = 25V, I_D= 10µA
I_{GSS}	Gate Body Leakage Current				100	nA	V_{GS} = ± 20V, V_{DS} = 0V
$I_{D(OFF)}$	Drain-to-Source Leakage Current				10	µA	V_{GS} = -10V, V_{DS} = Max Rating
					1	mA	V_{GS} = -10V, V_{DS} = 0.8 Max Rating T_A = 125°C
I_{DSS}	Saturated Drain-to-Source Current		600			mA	V_{GS} = 0V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance				4	Ω	V_{GS} = 0V, I_D = 200mA
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature				1.1	%/°C	V_{GS} = 0V, I_D = 200mA
G_{FS}	Forward Transconductance		400			mhos	I_D = 300mA, V_{DS} = 10V
C_{ISS}	Input Capacitance			720		pF	V_{GS} = -10V, V_{DS} = 25V f = 1 MHz
C_{OSS}	Common Source Output Capacitance			100			
C_{RSS}	Reverse Transfer Capacitance			30			
$t_{d(ON)}$	Turn-ON Delay Time			15	30	ns	V_{DD} = 25V, I_D = 200mA, R_{GEN} = 10Ω
t_r	Rise Time			22	44		
$t_{d(OFF)}$	Turn-OFF Delay Time			22	44		
t_f	Fall Time			30	60		
V_{SD}	Diode Forward Voltage Drop				1.8	V	V_{GS} = -10V, I_{SD} = 200mA
t_{rr}	Reverse Recovery Time			600		ns	V_{GS} = -10V, I_{SD} = 1A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Supertex inc.

Preliminary

N-Channel Depletion-Mode Vertical DMOS FETs

Ordering Information

BV_{DSX} / BV_{DGX}	$R_{DS(ON)}$ (max)	I_{DSS} (min)	Order Number / Package	
			TO-92	DIE
400V	6.0Ω	300mA	DN2640N3	DN2640ND

Features

- ☐ High input impedance
- ☐ Low input capacitance
- ☐ Fast switching speeds
- ☐ Low on resistance
- ☐ Free from secondary breakdown
- ☐ Low input and output leakage

Applications

- ☐ Normally-on switches
- ☐ Solid state relays
- ☐ Converters
- ☐ Linear amplifiers
- ☐ Constant current sources
- ☐ Power supply circuits
- ☐ Telecom

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSX}
Drain-to-Gate Voltage	BV_{DGX}
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These depletion-mode (normally-on) transistors utilize an advanced vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and positive temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex vertical DMOS FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Package Options



TO-92

Note: See package outline section for dimensions.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @ T_C = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}*	I_{DRM}
TO-92	250mA	600mA	1.0W	125	170	250mA	600mA

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSX}	Drain-to-Source Breakdown Voltage	400			V	V_{GS} = -6.5V, I_D = 1.0mA
$V_{GS(OFF)}$	Gate-to-Source OFF Voltage	–1.0		–5.0	V	V_{DS} = 25V, I_D= 1.0mA
$\Delta V_{GS(OFF)}$	Change in $V_{GS(OFF)}$ with Temperature			4.5	mV/°C	V_{DS} = 25V, I_D= 10µA
I_{GSS}	Gate Body Leakage Current			100	nA	V_{GS} = ± 20V, V_{DS} = 0V
$I_{D(OFF)}$	Drain-to-Source Leakage Current			1.0	µA	V_{GS} = -10V, V_{DS} = Max Rating
				1.0	mA	V_{GS} = -10V, V_{DS} = 0.8 Max Rating T_A = 125°C
I_{DSS}	Saturated Drain-to-Source Current	300			mA	V_{GS} = 0V, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance			6.0	Ω	V_{GS} = 0V, I_D = 150mA
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			1.1	%/°C	V_{GS} = 0V, I_D = 150mA
G_{FS}	Forward Transconductance	300			m℧	I_D = 200mA, V_{DS} = 10V
C_{ISS}	Input Capacitance			750	pF	V_{GS} = -10V, V_{DS} = 25V f = 1 MHz
C_{OSS}	Common Source Output Capacitance			75		
C_{RSS}	Reverse Transfer Capacitance			15		
$t_{d(ON)}$	Turn-ON Delay Time			15	ns	V_{DD} = 25V, I_D = 200mA, R_{GEN} = 10Ω
t_r	Rise Time			20		
$t_{d(OFF)}$	Turn-OFF Delay Time			25		
t_f	Fall Time			25		
V_{SD}	Diode Forward Voltage Drop			1.8	V	V_{GS} = -10V, I_{SD} = 200mA
t_{rr}	Reverse Recovery Time		800		ns	V_{GS} = -10V, I_{SD} = 1.0A

Notes:
1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Supertex inc.

N-Channel Depletion-Mode MOSFET

Ordering Information

BV_{DSX} / BV_{DGX}	$R_{DS(ON)}$ (max)	I_{DSS} (min)	Order Number / Package		
			TO-92	TO-243AA*	Die
500V	1.0KΩ	1.0mA	LND150N3	LND150N8	LND150ND

* Same as SOT-89. For carrier tape reels specify P023 for 1,000 units or P024 for 2,000 units.

Features

- ☐ ESD gate protection
- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Excellent thermal stability
- ☐ Integral source-drain diode
- ☐ High input impedance and low C_{ISS}

Advanced DMOS Technology

The LND1 is a high voltage N-channel depletion mode (normally-on) transistor utilizing Supertex's lateral DMOS technology. The gate is ESD protected.

The LND1 is ideal for high voltage applications in the areas of normally-on switches, precision constant current sources, voltage ramp generation and amplification.

Applications

- ☐ Solid state relays
- ☐ Normally-on switches
- ☐ Converters
- ☐ Power supply circuits
- ☐ Constant current sources
- ☐ Input protection circuits

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSX}
Drain-to-Gate Voltage	BV_{DGX}
Gate-to-Source Voltage	±20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Package Options



TO-243AA
(SOT-89)

TO-92

	Gate	Source	Drain
TO-92	2	1	3
TO-243AA	1	2, TAB	3

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @T_A = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}	I_{DRM}*
TO-92	30mA	30mA	0.74W	125	170	30mA	30mA
TO-243AA	30mA	30mA	1.6W†	31	105†	30mA	30mA

* I_D (continuous) is limited by max rated T_j.

† Mounted on FR5 Board, 25mm x 25mm x 1.57mm. Significant P_D increase possible on ceramic substrate.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSX}	Drain-to-Source Breakdown Voltage	500			V	V_{GS} = -10V, I_D = 1.0mA
$V_{GS(OFF)}$	Gate-to-Source OFF Voltage	-1.0		-3.0	V	V_{DS} = 25V, I_D = 100nA
$\Delta V_{GS(OFF)}$	Change in $V_{GS(OFF)}$ with Temperature			5.0	mV/°C	V_{DS} = 25V, I_D = 100nA
I_{GSS}	Gate Body Leakage Current			100	nA	V_{GS} = ±20V, V_{DS} = 0
$I_{D(OFF)}$	Drain-to-Source Leakage Current			100	nA	V_{GS} = -10V, V_{DS} = 450V
				100	µA	V_{GS} = -10V, V_{DS} = 0.8V max rating, T_A =125°C
I_{DSS}	Saturated Drain-to-Source Current	1.0		3.0	mA	V_{GS} = 0, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance		850	1000	Ω	V_{GS} = 0, I_D = 0.5mA
$\Delta R_{DS(ON)}$	Change in RDS(ON) with Temperature			1.2	%/°C	V_{GS} = 0, I_D = 0.5mA
G_{FS}	Forward Transconductance	1.0	2.0		m℧	V_{GS} = 0, I_D = 1.0mA
C_{ISS}	Input Capacitance		7.5	10.0	pF	V_{GS} = -10V, V_{DS} = 25V, f = 1 MHz
C_{OSS}	Output Capacitance		2.0	3.5		
C_{RSS}	Reverse Transfer Capacitance		0.5	1.0		
$t_{d(ON)}$	Turn-ON Delay Time		0.09		µs	V_{DD} = 25V, I_D = 1.0mA, R_{GEN} = 25Ω
tr	Rise Time		0.45			
$t_{d(OFF)}$	Turn-OFF Delay Time		0.1			
t_f	Fall Time		1.3			
V_{SD}	Diode Forward Voltage Drop			0.9	V	V_{GS} = -10V, I_{SD} = 1.0mA
t_{rr}	Reverse Recovery Time		200		ns	V_{GS} = -10V, I_{SD} = 1.0mA

Notes:

1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Typical Performance Curves

Output Characteristics



Saturation Characteristics



Transconductance vs. Drain Current



Power Dissipation vs. Ambient Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics



Typical Performance Curves

BV$_{DSS}$ Variation with Temperature



I$_D$ vs. R$_{SOURCE}$



Transfer Characteristics



V$_{GS(OFF)}$ and R$_{DS}$ Variation with Temperature



Capacitance vs. Drain-to-Source Voltage



Gate Drive Dynamic Characteristics



Supertex inc.

Preliminary

N-Channel Depletion-Mode MOSFET

Ordering Information

BV_{DSX} / BV_{DGX}	$R_{DS(ON)}$ (max)	I_{DSS} (min)	Order Number / Package
			TO-236AB*
500V	1.0KΩ	1.0mA	LND250K1

Product marking for SOT-23:

NDE*

where * = 2-week alpha date code

*Same as SOT-23. All units shipped on 3,000 piece carrier tape reels.

Features

- ☐ ESD gate protection
- ☐ Free from secondary breakdown
- ☐ Low power drive requirement
- ☐ Ease of paralleling
- ☐ Excellent thermal stability
- ☐ Integral source-drain diode
- ☐ High input impedance and low C_{ISS}

Advanced DMOS Technology

The LND2 is a high voltage N-channel depletion mode (normally-on) transistor utilizing Supertex's lateral DMOS technology. The gate is ESD protected.

The LND2 is ideal for high voltage applications in the areas of normally-on switches, precision constant current sources, voltage ramp generation and amplification.

Applications

- ☐ Solid state relays
- ☐ Normally-on switches
- ☐ Converters
- ☐ Power supply circuits
- ☐ Constant current sources
- ☐ Input protection circuits

Package Options



TO-236AB

(SOT-23)

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSX}
Drain-to-Gate Voltage	BV_{DGX}
Gate-to-Source Voltage	±20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

* Distance of 1.6 mm from case for 10 seconds.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)	Power Dissipation @T_C = 25°C	θ_{jc} °C/W	θ_{ja} °C/W	I_{DR}	I_{DRM}*
TO-236AB	13mA	30mA	0.36W	200	350	13mA	30mA

* I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSX}	Drain-to-Source Breakdown Voltage	500			V	V_{GS} = -10V, I_D = 1.0mA
$V_{GS(OFF)}$	Gate-to-Source OFF Voltage	-1.0		-3.0	V	V_{DS} = 25V, I_D = 100nA
$\Delta V_{GS(OFF)}$	Change in $V_{GS(OFF)}$ with Temperature			5.0	mV/°C	V_{DS} = 25V, I_D = 100nA
I_{GSS}	Gate Body Leakage Current			100	nA	V_{GS} = ±20V, V_{DS} = 0
$I_{D(OFF)}$	Drain-to-Source Leakage Current			100	nA	V_{GS} = -10V, V_{DS} = 450V
				100	µA	V_{GS} = -10V, V_{DS} = 0.8V max rating, T_A =125°C
I_{DSS}	Saturated Drain-to-Source Current	1.0		3.0	mA	V_{GS} = 0, V_{DS} = 25V
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance		850	1K	Ω	V_{GS} = 0, I_D = 0.5mA
$\Delta R_{DS(ON)}$	Change in RDS(ON) with Temperature			1.2	%/°C	V_{GS} = 0, I_D = 0.5mA
G_{FS}	Forward Transconductance	1.0	2.0		m℧	V_{GS} = 0, I_D = 1.0mA
C_{ISS}	Input Capacitance		7.5	10.0	pF	V_{GS} = -10V, V_{DS} = 25V, f = 1MHz
C_{OSS}	Output Capacitance		2.0	3.5		
C_{RSS}	Reverse Transfer Capacitance		0.5	1.0		
$t_{d(ON)}$	Turn-ON Delay Time		0.09		µs	V_{DD} = 25V, I_D = 1.0mA, R_{GEN} = 25Ω
tr	Rise Time		0.45			
$t_{d(OFF)}$	Turn-OFF Delay Time		0.1			
t_f	Fall Time		1.3			
V_{SD}	Diode Forward Voltage Drop			0.9	V	V_{GS} = -10V, I_{SD} = 1.0mA
t_{rr}	Reverse Recovery Time		200		ns	V_{GS} = -10V, I_{SD} = 1.0mA

Notes:

1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)
2. All A.C. parameters sample tested.

Switching Waveforms and Test Circuit





Chapter 12 – High Voltage Driver/Interface ICs

Supertex inc.

High-Voltage Integrated Circuit Custom Design and Process Capabilities

HVIC Custom Capabilities

Supertex, Inc. is a supplier of technologically-advanced high voltage MOS transistors and integrated circuits for use as **interface** devices between logic products and the real-world of high voltage. The standard devices in our catalogs are found in telecommunications, medical and imaging applications requiring high voltage, high packing density, low turn-on thresholds, exceptional off-isolation, and logic-plus-analog on the same chip.

Through the use of our mixed-signal (CMOS/DMOS and BiCMOS) technologies, Supertex is able to address specific applications with its integrated solutions. Some of the applications for our High Voltage Integrated Circuits (HVICs) include drivers for printer heads and plotters, flat panel displays (including plasma, electroluminescent, vacuum fluorescent and FED displays), medical ultrasound transducers, hook-switches and ring generators configured for telecommunications. The capability summary shown here provides a brief overview of current Supertex custom capabilities to design and manufacture HVICs. These HVICs provide not only proprietary protection for our customers, but also offer them improved performance, lower power dissipation, better reliability, space savings, improved SOA and above all, lower total system cost.

High-Voltage Circuit Design

Supertex provides over twelve years of experience in High Voltage Integrated Circuit design with true complementary N–Channel and P–Channel output configurations. These may be output devices for push-pull drive, or for fast pull-up or pull-down, providing high density with cost effectiveness. Supertex also offers proprietary low-power level translators for high-side drivers with minimal quiescent dissipation.

By design, our logic circuitry is particularly latch-up resistant at the inputs for increased reliability in noisy environments, and our device outputs have rugged SOA characteristics that are drawn from our applications knowledge.

All designs are extensively tested and verified through the use of simulations, followed by LVS and DRC during final design reviews. Supertex has consistently purchased the latest software and hardware technology available to ensure that our designs are done accurately and facilitate first silicon success.

Custom Product Capability Summary

	Open-Drain Outputs (N-Channel or P-Channel)	Complementary Push-Pull Outputs	Analog Output
Output Breakdown Voltage	30V–500V	30V–325V	30V–225V
Output Current	10μA–1A	10μA–0.5A	10μA–1.5A
Number of Outputs	1–160	1–160	1–32
Logic Supply Voltage	5V or 12V		
Package Material	Ceramic or Plastic		
Package Types	J-Lead (PLCC), Gullwing†, TAB, or Bumped Dice		
Temperature Ranges	0° to 70°C (commercial), -40° to 85°C (industrial), -55° to 125°C (military)		
Technologies	CMOS/BiCMOS/DMOS Mixed Signal, Analog, or Digital		
Frequencies	DC to Video		100kHz

†Flat packs with leads on 2, 3 or 4 sides

Standard High-Voltage Processes

The foundation for any semiconductor manufacturer is process technology. At Supertex, we have developed and refined a family of high-voltage CMOS/DMOS and BiCMOS processes, working closely with our customers for over ten years. They are summarized as follows:

HVCMOS I:	160V or ±80V analog switch with 12V CMOS logic
HVCMOS II-S1:	80V push-pull, 500V open drain plus 5 or 12V CMOS logic
HVCMOS II-S2:	325V push-pull with 5 or 12V CMOS logic
HVCMOS III:	225V bilateral analog switch with 5V or 12V CMOS logic
HVDI I:	375V, 1.0A, push-pull with 5V or 12V CMOS logic

The choice of 5V or 12V is usually dictated by logic interface (5V) or noise-immunity and higher turn-on (12V) requirements. These processes produce truly low power CMOS designs. Our HVICs have low power dissipation that are uniquely suited for low cost high pin count packages. The HVDI is our newly developed DI (dielectric isolation) process using state of the art wafer bonding technology.

Packages and Die Options

We provide high voltage ICs in a variety of high pin count solutions.

We have :

- Die laid out and bumped for flip-chip assembly
- Standard and thin QFP packages up to 100 leads
- J-lead (PLCC), gullwing, or DIP packages
- Small-outline packages
- Custom lead frames and special lead bends
- TAB available for high volume requirements

These offerings provide space efficiency and reduced insertion costs to our customers. They are particularly appropriate in flat panel displays and printer assemblies as well as other applications where space is at a premium and interface problems exist.

For the ultimate packaging density, we can supply dice. Using pad pitches down to 100 microns and staggered pads, with aspect ratios up to 7:1, optimum interface to printers and displays can be achieved. The user thus has several choices: die in waffle pack, in wafer form, or as bumped die for tape automated bonding (TAB on flip chip); chip-on-glass or on printed circuit board. All of these offer cost and space savings.

Quality Monitoring

Initial simulation, final design review and circuit verification is achieved with state-of-the-art Cadence® mixed-signal software; a tool dedicated to precision design prior to silicon production. This allows first silicon to fully meet the objective specification. Additionally, the latest statistical methods are used to raise quality levels. Statistical Quality Control (SQC) is an ongoing tightening of such levels in-process.

Our ISO 9001 certified program provides a continual feedback loop to ensure conformance to the customer's specifications using computerized data generated from each processed lot. Custom parts receive the same benefits from our Quality and Reliability and ISO 9001 certified programs as standard parts.

Reliability

We also have in-house activities to ensure the reliability of our products in the field. These include:

Reliability Monitoring Program - Lot samples are tested and monitored on a periodic basis for infant mortalities and long-term degradation, as well as for high-voltage output SOA.

Failure Analysis Laboratory - We have our own lab on the premises, with SEM, SRP, LCD thermal, and other analytical equipment. This lab enables us to get fast feedback for corrective action whenever necessary.

Statistical Process Controls (SPC) - In-line process monitors are in place to track and root out any anomalies in fabrication. Manufactured parts are put in conductive plastic tubes to protect them in shipment. All assembly facilities are meticulously inspected for adherence to ESD procedures.

Solutions to Design Needs

Supertex has a proven track record in the development and production of custom and semi-custom high voltage integrated circuits. Since 1982, Supertex has provided custom solutions for telecommunications, medical instrumentation, and imaging products. Based on its pioneering HVCMOS® technology, and supported by a staff with uniquely diverse expertise and experience, Supertex provides the research and development environment, and the latest hardware and software tools available anywhere, to provide its customers with the most advanced solutions to custom and semi-custom HVIC requirements. A thorough understanding of customer requirements by our application engineers and circuit designers results in practical and commercially viable solutions. Working closely with its customers, Supertex develops meaningful time lines and specifications for production and provides continuous progress updates to ensure quality solutions on a timely basis.

If your product requires a custom or semi-custom high voltage integrated circuit, Supertex can provide you with the resources necessary to accomplish your goals. Contact your nearest Supertex Sales Office or the Sunnyvale Headquarters directly to begin creating the solution to your **interface** requirements.

64-Channel Serial To Parallel Converter With Open Drain Outputs

Ordering Information

Device	Recommended Operating V_{PP} Max	Package Options				
		80-Lead Quad Cerpak Gullwing	80-Lead Quad Plastic Gullwing	80-Lead 35mm TAB Tape	Die	80-Lead Quad Cerpak Gullwing (MIL-STD-883 Processed*)
HV03	220V	HV0322DG	HV0322PG	HV0322T	HV0322X	RBHV0322DG
	300V	HV0330DG	HV0330PG	HV0330T	HV0330X	—
HV05	220V	HV0522DG	HV0522PG	HV0522T	HV0522X	RBHV0522DG
	300V	HV0530DG	HV0530PG	HV0530T	HV0530X	—

*For Hi-Rel process flows, please refer to page 5-3 in the Databook.

Features

- ☐ HVCMOS® technology
- ☐ Output voltages up to 300V using a ramped supply
- ☐ Sink current minimum 100 mA
- ☐ Shift register speed 8 MHz
- ☐ Latched outputs
- ☐ Output polarity and blanking
- ☐ CMOS compatible inputs
- ☐ Forward and reverse shifting options

Absolute Maximum Ratings[1]

Supply voltage, V_{DD}		-0.5V to +15V
Supply voltage, V_{PP}[2]		-0.5V to +315V
Logic input levels		-0.5V to V_{DD} +0.5V
Ground current[3]		6.0A
Continuous total power dissipation[4]	Ceramic	1900mW
	Plastic	1200mW
Operating temperature range	Commercial	-40°C to +85°C
	Military	-55°C to +125°C
Storage temperature range		-65°C to +150°C

Notes:
1. All voltages are referenced to GND.
2. These devices have been designed to be used in applications which either switch the V_{PP} supply to ground before changing the state of the high voltage outputs or limit the current through each output.
3. Connection to all power and ground pads is required. Duty cycle is limited by the total power dissipated in the package.
4. For operation above 25°C ambient derate linearly to 85°C at 15mW/°C.

General Description

The HV03 and HV05 are low voltage serial to high voltage parallel converters with open drain outputs. These devices have been designed for use as drivers for AC-electroluminescent displays. They can also be used in any application requiring multiple output high voltage current sinking capabilities such as driving inkjet and electrostatic printheads, plasma panels, vacuum fluorescent, or large matrix LCD displays.

These devices consist of a 64-bit shift register, 64 latches, and control logic to perform the polarity select and blanking of the outputs. Data is shifted through the shift register on the high to low transition of the clock. The HV03 shifts in the counterclockwise direction when viewed from the top of the package and the HV05 shifts in the clockwise direction. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register. Operation of the shift register is not affected by the $\overline{LE}$ (latch enable), $\overline{BL}$ (blanking), or the $\overline{POL}$ (polarity) inputs. Transfer of data from the shift register to the latch occurs when the $\overline{LE}$ (latch enable) input is high. The data in the latch is stored when $\overline{LE}$ is low.

The HV03 and HV05 have been designed to be used in systems which either switch off the high voltage supply before changing the state of the high voltage outputs or limit the current through each output.

Electrical Characteristics (over recommended operating conditions unless noted)

DC Characteristics

Symbol	Parameter		Min	Typ	Max	Units	Conditions
I_{DD}	V_{DD} Supply Current				25	mA	f_{CLK} = 8MHz, f_{DATA} = 4MHz $\overline{LE}$ = LOW
I_{DDQ}	Quiescent V_{DD} Supply Current				0.25	mA	All V_{IN} = 0V
$I_{O(OFF)}$	Off State Output Current				100	µA	All outputs high, All SWS parallel
I_{IH}	High-Level Logic Input Current				10	µA	$V_{IH} = V_{DD}$
I_{IL}	Low-Level Logic Input Current				-10	µA	V_I = 0V
V_{OH}	High-Level Output Data Out		V_{DD} -1V			V	ID_{OUT} = -100µA
V_{OL}	Low-Level Output	HV_{OUT}			15	V	IHV_{OUT} = +100mA
		Data Out			1	V	ID_{OUT} = +100µA
V_{OC}	HV_{OUT} Clamp Voltage				-1.5	V	I_{OL} = -100mA

AC Characteristics

Symbol	Parameter	Min	Typ	Max	Units	Conditions
f_{CLK}	Clock Frequency			8	MHz	
t_W	Clock Width High or Low	62			ns	
t_{SU}	Data Setup Time Before Clock Falls	25			ns	
t_H	Data Hold Time After Clock Falls	10			ns	
t_{WLE}	Width of Latch Enable Pulse	62			ns	
t_{DLE}	$\overline{LE}$ Delay Time Falling Edge of Clock	25			ns	
t_{SLE}	$\overline{LE}$ Setup Time Before Falling Edge of Clock	30			ns	
t_D	Delay Time from V_{PP} Low Until Change in $\overline{LE}$, $\overline{POL}$, $\overline{BL}$ Is Allowed	100			ns	
t_{SL}	Setup Time from Falling Edge $\overline{LE}$ to V_{PP} Rise	200			ns	
t_{SB}	Setup Time from $\overline{BL}$ Selected to V_{PP} Rise	150			ns	
t_{SP}	Setup Time from $\overline{POL}$ Selected to V_{PP} Rise	100			ns	
t_{DHL}	Delay Time Clock to Data High to Low			100	ns	
t_{DLK}	Delay Time Clock to Data Low to High			100	ns	

Recommended Operating Conditions

Symbol	Parameter		Min	Typ	Max	Units
V_{DD}	Logic supply voltage		10.8	12	13.2	V
V_{PP}	High voltage supply	HV0322/HV0522	-0.3		220	V
		HV0330/HV0530	-0.3		300	V
V_{IH}	High-level input voltage		V_{DD} - 2V		V_{DD}	V
V_{IL}	Low-level input voltage		0		2.0	V
dV/dt	V_{PP} ramp rate				80	V/µs
T_A	Operating free-air temperature		-40		+85	°C

Input and Output Equivalent Circuit



Typical Operating Conditions



Switching Waveforms



Output Control Waveforms



Functional Block Diagram



Function Table

Function	Inputs					Outputs		
	Data	CLK	$\overline{LE}$	$\overline{BL}$	$\overline{POL}$	Shift Reg 1 2...64	HV Outputs 1 2...64	Data Out *
All on	X	X	X	L	L	* *...*	L L...L	*
All off	X	X	X	L	H	* *...*	H H...H	*
Invert mode	X	X	L	H	L	* *...*	$\overline{*}$ $\overline{*...*}$	*
Load S/R	H or L	↓	L	H	H	H or L *...*	* *...*	*
Load Latches	X	X	H	X	X	* *...*	* *...*	*
Transparent Latch mode	L	↓	H	H	H	L *...*	H *...*	*
	H	↓	H	H	H	H *...*	L *...*	*

Notes:
H = high level, L = low level, X = irrelevant, ↓= high-to-low transition.
* = dependent on previous stage's state before the last CLK or last LE high.

Pin Configurations

PG and DG Packages

HV03				HV05			
Pin	**Function**	**Pin**	**Function**	**Pin**	**Function**	**Pin**	**Function**
1	GND	41	GND	1	GND	41	GND
2	GND	42	GND	2	GND	42	GND
3	HV_{OUT} 59	43	HV_{OUT} 23	3	HV_{OUT} 6	43	HV_{OUT} 42
4	HV_{OUT} 60	44	HV_{OUT} 24	4	HV_{OUT} 5	44	HV_{OUT} 41
5	HV_{OUT} 61	45	HV_{OUT} 25	5	HV_{OUT} 4	45	HV_{OUT} 40
6	HV_{OUT} 62	46	HV_{OUT} 26	6	HV_{OUT} 3	46	HV_{OUT} 39
7	HV_{OUT} 63	47	HV_{OUT} 27	7	HV_{OUT} 2	47	HV_{OUT} 38
8	HV_{OUT} 64	48	HV_{OUT} 28	8	HV_{OUT} 1	48	HV_{OUT} 37
9	$\overline{POL}$	49	HV_{OUT} 29	9	$\overline{POL}$	49	HV_{OUT} 36
10	Data Out	50	HV_{OUT} 30	10	Data Out	50	HV_{OUT} 35
11	CLK	51	HV_{OUT} 31	11	CLK	51	HV_{OUT} 34
12	GND	52	HV_{OUT} 32	12	GND	52	HV_{OUT} 33
13	V_{DD}	53	HV_{OUT} 33	13	V_{DD}	53	HV_{OUT} 32
14	$\overline{LE}$	54	HV_{OUT} 34	14	$\overline{LE}$	54	HV_{OUT} 31
15	Data In	55	HV_{OUT} 35	15	Data In	55	HV_{OUT} 30
16	$\overline{BL}$	56	HV_{OUT} 36	16	$\overline{BL}$	56	HV_{OUT} 29
17	HV_{OUT} 1	57	HV_{OUT} 37	17	HV_{OUT} 64	57	HV_{OUT} 28
18	HV_{OUT} 2	58	HV_{OUT} 38	18	HV_{OUT} 63	58	HV_{OUT} 27
19	HV_{OUT} 3	59	HV_{OUT} 39	19	HV_{OUT} 62	59	HV_{OUT} 26
20	HV_{OUT} 4	60	HV_{OUT} 40	20	HV_{OUT} 61	60	HV_{OUT} 25
21	HV_{OUT} 5	61	HV_{OUT} 41	21	HV_{OUT} 60	61	HV_{OUT} 24
22	HV_{OUT} 6	62	HV_{OUT} 42	22	HV_{OUT} 59	62	HV_{OUT} 23
23	GND	63	GND	23	GND	63	GND
24	GND	64	GND	24	GND	64	GND
25	HV_{OUT} 7	65	HV_{OUT} 43	25	HV_{OUT} 58	65	HV_{OUT} 22
26	HV_{OUT} 8	66	HV_{OUT} 44	26	HV_{OUT} 57	66	HV_{OUT} 21
27	HV_{OUT} 9	67	HV_{OUT} 45	27	HV_{OUT} 56	67	HV_{OUT} 20
28	HV_{OUT} 10	68	HV_{OUT} 46	28	HV_{OUT} 55	68	HV_{OUT} 19
29	HV_{OUT} 11	69	HV_{OUT} 47	29	HV_{OUT} 54	69	HV_{OUT} 18
30	HV_{OUT} 12	70	HV_{OUT} 48	30	HV_{OUT} 53	70	HV_{OUT} 17
31	HV_{OUT} 13	71	HV_{OUT} 49	31	HV_{OUT} 52	71	HV_{OUT} 16
32	HV_{OUT} 14	72	HV_{OUT} 50	32	HV_{OUT} 51	72	HV_{OUT} 15
33	HV_{OUT} 15	73	HV_{OUT} 51	33	HV_{OUT} 50	73	HV_{OUT} 14
34	HV_{OUT} 16	74	HV_{OUT} 52	34	HV_{OUT} 49	74	HV_{OUT} 13
35	HV_{OUT} 17	75	HV_{OUT} 53	35	HV_{OUT} 48	75	HV_{OUT} 12
36	HV_{OUT} 18	76	HV_{OUT} 54	36	HV_{OUT} 47	76	HV_{OUT} 11
37	HV_{OUT} 19	77	HV_{OUT} 55	37	HV_{OUT} 46	77	HV_{OUT} 10
38	HV_{OUT} 20	78	HV_{OUT} 56	38	HV_{OUT} 45	78	HV_{OUT} 9
39	HV_{OUT} 21	79	HV_{OUT} 57	39	HV_{OUT} 44	79	HV_{OUT} 8
40	HV_{OUT} 22	80	HV_{OUT} 58	40	HV_{OUT} 43	80	HV_{OUT} 7

Package Outline



top view

80-pin Gullwing Package

64-Channel Serial To Parallel Converter With Open Drain Outputs

Ordering Information

Device	Package Options	
	80-Lead Quad Plastic Gullwing	Die
HV31	HV3137PG	HV3137X

Features

- ☐ HVCMOS® technology
- ☐ Output voltages up to 375V
- ☐ Sink current minimum 1 mA
- ☐ Shift register speed 6 MHz
- ☐ Latched outputs
- ☐ CMOS compatible inputs
- ☐ Forward and reverse shifting options

General Description

The HV31 is a low voltage serial to high voltage parallel converter with open drain outputs. It has been designed especially for use as a driver for electrostatic printers.

This device consists of a 64-bit shift register, 64 latches, latch enable (LE), and output enable (OE). Data is shifted through the shift register on the high to low transition of the clock. When the DIR pin is set high, the HV31 shifts in the counterclockwise direction when viewed from the top of the package. When the DIR pin is set low, the HV31 shifts in the clockwise direction. A serial data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register. Operation of the shift register is not affected by the LE or the OE inputs. Transfer of data from the shift register to the latch occurs when the LE input is high. The data in the latch is stored when LE is low.

Absolute Maximum Ratings[1]

Supply voltage, V_{DD}	-0.5V to +9V
Supply voltage, V_{PP}	-0.5V to +400V
Logic input levels	-0.5V to V_{DD} +0.5V
Ground current[2]	0.75A
Continuous total power dissipation[2]	1200mW
Operating temperature range	0°C to +85°C
Storage temperature range	-65°C to +150°C

Notes:
1. All voltages are referenced to GND.
2. For operation above 25°C ambient derate linearly by 15mW/°C up to 85°C.

Electrical Characteristics (over recommended operating conditions unless noted)

DC Characteristics

Symbol	Parameter		Min	Typ	Max	Units	Conditions
I_{DD}	V_{DD} Supply Current				15	mA	f_{CLK} = 6MHz, f_{DATA} = 3MHz $\overline{LE}$ = LOW
I_{DDQ}	Quiescent V_{DD} Supply Current				250	µA	All V_{IN} = 0V
$I_{O(OFF)}$	Off State Output Current at 25°C, per Switch				100	nA	Output high, and at 375V
I_{IH}	High-Level Logic Input Current				10	µA	$V_{IH} = V_{DD}$
I_{IL}	Low-Level Logic Input Current				-10	µA	V_I = 0V
V_{OH}	High-Level Data Out		V_{DD} -1V			V	ID_{OUT} = -100µA
V_{OL}	Low-Level Output	HV_{OUT}			10	V	IHV_{OUT} = +1mA
		Data Out			1	V	ID_{OUT} = +100µA
V_{OC}	HV_{OUT} Clamp Voltage				-3.0	V	I_{OL} = -1mA
C_{HVO}	Output Capacitance per Channel				3	pF	V_{DS} = 100V

AC Characteristics

Symbol	Parameter	Min	Typ	Max	Units	Conditions
f_{CLK}	Clock Frequency			6	MHz	
t_W	Clock Width High or Low	83			ns	
t_{SU}	Data Setup Time Before Clock Falls	35			ns	
t_H	Data Hold Time After Clock Falls	15			ns	
t_{WLE}	Width of Latch Enable Pulse	83			ns	
t_{DLE}	$\overline{LE}$ Delay Time After Falling Edge of Clock	35			ns	
t_{SLE}	$\overline{LE}$ Setup Time Before Falling Edge of Clock	40			ns	
t_{DHL}	Clock Delay Time Data High to Low			135	ns	
t_{DLH}	Clock Delay Time Data Low to High			135	ns	

Recommended Operating Conditions

Symbol	Parameter	Min	Typ	Max	Units
V_{DD}	Logic supply voltage	4.5	5	5.5	V
V_{PP}	High voltage supply	8.0		375	V
V_{IH}	High-level input voltage	3.5		V_{DD}	V
V_{IL}	Low-level input voltage	0		0.8	V
T_A	Operating free-air temperature	0		+85	°C

Note:

Power-up sequence should be the following:

1. Connect ground.
2. Apply V_{DD}.
3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
4. Apply V_{PP}.

Power-down sequence should be the reverse of the above.

Input and Output Equivalent Circuits



Switching Waveforms



Functional Block Diagram



Function Table

Function	Inputs						Outputs		
	Data	CLK	LE	OE	DIR	Shift Reg 1 2 ... 64	Latch 1 2 ... 64	HV_{OUT} 1 2 ... 64	D_{OUT}
All off	X	X	X	L	X	*...*	*...*	H...H	*
Load S/R	H or L	↓	L	L	H	H or L...Qn → Qn+1	*...*	H...H	*
	H or L	↓	L	L	L	H or L...Qn → Qn-1	*...*	H...H	*
Load Latch	X	X	H	L	X	H or L...*	H or L...*	H...H	*
Output Enable	X	H or L	H	H	X	H or L...*	H or L...*	L or H...*	*
Transparent Latch Mode	H	↓	H	H	X	H...*	H...*	L ...*	*
	L	↓	H	H	X	L ...*	L...*	H...*	*

Notes:

X = Don't care

* = Dependent on previous stage's state before the last CLK : High to low transition.

↓ = High to low transition

H = High level

L = Low level

Pin Configurations

PG and DG Packages

HV31

Pin	Function	Pin	Function
1	GND	41	N/C
2	N/C	42	N/C
3	HV_{OUT} 59/6	43	HV_{OUT} 23/42
4	HV_{OUT} 60/5	44	HV_{OUT} 24/41
5	HV_{OUT} 61/4	45	HV_{OUT} 25/40
6	HV_{OUT} 62/3	46	HV_{OUT} 26/39
7	HV_{OUT} 63/2	47	HV_{OUT} 27/38
8	HV_{OUT} 64/1	48	HV_{OUT} 28/37
9	DIR	49	HV_{OUT} 29/36
10	Data Out	50	HV_{OUT} 30/35
11	CLK	51	HV_{OUT} 31/34
12	GND	52	HV_{OUT} 32/33
13	V_{DD}	53	HV_{OUT} 33/32
14	LE	54	HV_{OUT} 34/31
15	Data In	55	HV_{OUT} 35/30
16	OE	56	HV_{OUT} 36/29
17	HV_{OUT} 1/64	57	HV_{OUT} 37/28
18	HV_{OUT} 2/63	58	HV_{OUT} 38/27
19	HV_{OUT} 3/62	59	HV_{OUT} 39/26
20	HV_{OUT} 4/61	60	HV_{OUT} 40/25
21	HV_{OUT} 5/60	61	HV_{OUT} 41/24
22	HV_{OUT} 6/59	62	HV_{OUT} 42/23
23	N/C	63	N/C
24	HV_{OUT} GND	64	N/C
25	HV_{OUT} 7/58	65	HV_{OUT} 43/22
26	HV_{OUT} 8/57	66	HV_{OUT} 44/21
27	HV_{OUT} 9/56	67	HV_{OUT} 45/20
28	HV_{OUT} 10/55	68	HV_{OUT} 46/19
29	HV_{OUT} 11/54	69	HV_{OUT} 47/18
30	HV_{OUT} 12/53	70	HV_{OUT} 48/17
31	HV_{OUT} 13/52	71	HV_{OUT} 49/16
32	HV_{OUT} 14/51	72	HV_{OUT} 50/15
33	HV_{OUT} 15/50	73	HV_{OUT} 51/14
34	HV_{OUT} 16/49	74	HV_{OUT} 52/13
35	HV_{OUT} 17/48	75	HV_{OUT} 53/12
36	HV_{OUT} 18/47	76	HV_{OUT} 54/11
37	HV_{OUT} 19/46	77	HV_{OUT} 55/10
38	HV_{OUT} 20/45	78	HV_{OUT} 56/9
39	HV_{OUT} 21/44	79	HV_{OUT} 57/8
40	HV_{OUT} 22/43	80	HV_{OUT} 58/7

Note:
Pin designation DIR = H/L
Example: For DIR = H, Pin 3 is HV_{OUT} 59
For DIR = L, Pin 3 is HV_{OUT} 6

Package Outline



top view

80-pin Gullwing Package

64-Channel Serial To Parallel Converter With High Voltage Push-Pull Outputs

Ordering Information

Device	Recommended Operating V_{PP} Max	Package Options			
		80-Lead Quad Cerpak Gullwing	80-Lead Quad Plastic Gullwing	80-Lead 35mm TAB Tape	Die
HV34	180V	HV3418DG	HV3418PG	HV3418T	HV3418X

Features

- HVCMOS® technology
- Output voltages up to 180V
- Low power level shifting
- Shift register speed
  6MHz @ V_{DD} = 5V
  12MHz @ V_{DD} = 12V
- Latched data outputs
- Output polarity and blanking
- CMOS compatible inputs
- Forward and reverse shifting options

Absolute Maximum Ratings[1]

Supply voltage, V_{DD}		-0.5V to +15V
Supply voltage, V_{PP}		V_{DD} to +200V
Logic input levels		-0.5V to V_{DD} +0.5V
Ground current[2]		1.5A
High voltage supply current[2]		1.3A
Continuous total power dissipation[3]	Ceramic	1900mW
	Plastic	1200mW
Operating temperature range	Ceramic	-40°C to +85°C
	Plastic	0°C to +70°C
Storage temperature range		-65°C to +150°C

Notes:
1. All voltages are referenced to GND.
2. Connection to all power and ground pads is required. Duty cycle is limited by the total power dissipated in the package.
3. For operation above 25°C ambient derate linearly to 85°C at 15mW/°C.

General Description

The HV34 is a low voltage serial to high voltage parallel converter with push-pull outputs. This device has been designed for use as a printer driver for inkjet applications. It can also be used in any application requiring multiple output high voltage, low current sourcing and sinking capabilities.

The device consists of a 64-bit shift register, 64 latches, and control logic to perform the polarity select and blanking of the outputs. A DIR pin controls the direction of data shift through the device. With DIR grounded, D_{IOA} is Data-In and D_{IOB} is Data-Out; data is shifted from $HV_{OUT}64$ to $HV_{OUT}1$. When DIR is at logic high, D_{IOB} is Data-In and D_{IOA} is Data-Out: data is then shifted from $HV_{OUT}1$ to $HV_{OUT}64$. Data is shifted through the shift register on the low to high transition of the clock. Data output buffers are provided for cascading devices. Operation of the shift register is not affected by the $\overline{LE}$ (latch enable), $\overline{BL}$ (blanking), or the $\overline{POL}$ (polarity) inputs. Transfer of data from the shift register to the latch occurs when the $\overline{LE}$ (latch enable) is high. The data in the latch is stored during $\overline{LE}$ transition from high to low.

Electrical Characteristics (over recommended operating conditions unless noted)

DC Characteristics

Symbol	Parameter		Min	Typ	Max	Units	Conditions
I_{DD}	V_{DD} Supply Current				25	mA	f_{CLK} = 12MHz, f_{DATA} = 12MHz $\overline{LE}$ = LOW
I_{DDQ}	Quiescent V_{DD} Supply Current				200	µA	All V_{IN} = 0V or V_{DD}
I_{PP}	High Voltage Supply Current				0.50	mA	V_{PP} = 180V All outputs high
					0.50	mA	V_{PP} = 180V All outputs low
I_{IH}	High-Level Logic Input Current				10	µA	$V_{IH} = V_{DD}$
I_{IL}	Low-Level Logic Input Current				-10	µA	V_{IL} = 0V
V_{OH}	High-Level Output	HV_{OUT}	155			V	V_{PP} = 180V, IHV_{OUT} = -5mA
		Data Out	V_{DD} -1V			V	ID_{OUT} = -100µA
V_{OL}	Low-Level Output	HV_{OUT}			25	V	V_{PP} = 180V, IHV_{OUT} = +5mA
		Data Out			1.0	V	ID_{OUT} = +100µA
V_{OC}	HV_{OUT} Clamp Voltage				V_{PP} +1.5	V	I_{OL} = +5mA
					-1.5	V	I_{OL} = -5mA

AC Characteristics[1,2] (For V_{DD} = 12V: values in parentheses are for V_{DD} = 5V; V_{PP} = 180V, T_A = 25°C)

Symbol	Parameter		Min	Typ	Max	Units	Conditions
f_{CLK}	Clock Frequency				12(6)	MHz	
t_W	Clock Width High and Low	High	40(83)			ns	
t_{SU}	Data Setup Time Before Clock Rises		25(35)			ns	
t_H	Data Hold Time After Clock Rises		10(30)			ns	
t_{WLE}	Width of Latch Enable Pulse		62(80)			ns	
t_{DLE}	$\overline{LE}$ Delay Time Rising Edge of Clock		25(35)			ns	
t_{SLE}	$\overline{LE}$ Setup Time Before Rising Edge of Clock		30(40)			ns	
t_{ON}, t_{OFF}	Time from Latch Enable to HV_{OUT}				1(1.5)	µs	C_L = 20pF
t_{DHL}	Delay Time Clock to Data High to Low				50(110)	ns	C_L = 20pF
t_{DLH}	Delay Time Clock to Data Low to High				75(160)	ns	C_L = 20pF
t_r, t_f	All Logic Inputs				5	ns	

Notes:
1. Shift register speed can be as low as DC as long as Data Set-up and Hold Time meet the spec.
2. AC Characteristics are guaranteed only under V_{DD} = 12V and V_{DD} = 5V.

Recommended Operating Conditions

Symbol	Parameter		Min	Typ	Max	Units
V_{DD}	Logic supply voltage	V_{DD} = 5V	4.5	5.0	5.5	V
		V_{DD} =12V	10.8	12.0	13.2	V
V_{PP}	High voltage supply		60		180	V
V_{IH}	High-level input voltage		V_{DD} -0.9		V_{DD}	V
V_{IL}	Low-level input voltage		0		0.9	V
T_A	Operating free-air temperature		0		+70	°C

Note:
Power-up sequence should be the following:
1. Connect ground.
2. Apply V_{DD}.
3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
4. Apply V_{PP}.

Power-down sequence should be the reverse of the above.

Input and Output Equivalent Circuits



Switching Waveforms



Functional Block Diagram



Function Table

Function	Inputs						Outputs		
	Data	CLK	$\overline{LE}$	$\overline{BL}$	$\overline{POL}$	DIR	Shift Reg 1 2...64	HV Outputs 1 2...64	Data Out *
All on	X	X	X	L	L	X	* *...*	H H...H	*
All off	X	X	X	L	H	X	* *...*	L L...L	*
Invert mode	X	X	L	H	L	X	* *...*	$\overline{*}$ $\overline{*...*}$	*
Load S/R	H or L	↑	L	H	H	X	H or L *...*	* *...*	*
Load/Store Data in Latches	X	X	↓	H	H	X	* *...*	* *...*	*
	X	X	↓	H	L	X	* *...*	$\overline{*}$ $\overline{*...*}$	*
Transparent Latch mode	L	↑	H	H	H	X	L *...*	L *...*	*
	H	↑	H	H	H	X	H *...*	H *...*	*
I/O Relation	D_{IOA}	↑	X	X	X	L	$Q_n \rightarrow Q_{n-1}$	—	D_{IOB}
	D_{IOB}	↑	X	X	X	H	$Q_n \rightarrow Q_{n+1}$	—	D_{IOA}

Notes:
H = high level, L = low level, X = irrelevant, ↑ = low-to-high transition, ↓ = high-to-low transition.
* = dependent on previous stage's state before the last CLK or last $\overline{LE}$ high.

Pin Configurations

HV34

Pin	Function	Pin	Function
1	HV_{OUT} 41/24	41	HV_{OUT} 1/64
2	HV_{OUT} 42/23	42	HV_{OUT} 2/63
3	HV_{OUT} 43/22	43	HV_{OUT} 3/62
4	HV_{OUT} 44/21	44	HV_{OUT} 4/61
5	HV_{OUT} 45/20	45	HV_{OUT} 5/60
6	HV_{OUT} 46/19	46	HV_{OUT} 6/59
7	HV_{OUT} 47/18	47	HV_{OUT} 7/58
8	HV_{OUT} 48/17	48	HV_{OUT} 8/57
9	HV_{OUT} 49/16	49	HV_{OUT} 9/56
10	HV_{OUT} 50/15	50	HV_{OUT} 10/55
11	HV_{OUT} 51/14	51	HV_{OUT} 11/54
12	HV_{OUT} 52/13	52	HV_{OUT} 12/53
13	HV_{OUT} 53/12	53	HV_{OUT} 13/52
14	HV_{OUT} 54/11	54	HV_{OUT} 14/51
15	HV_{OUT} 55/10	55	HV_{OUT} 15/50
16	HV_{OUT} 56/9	56	HV_{OUT} 16/49
17	HV_{OUT} 57/8	57	HV_{OUT} 17/48
18	HV_{OUT} 58/7	58	HV_{OUT} 18/47
19	HV_{OUT} 59/6	59	HV_{OUT} 19/46
20	HV_{OUT} 60/5	60	HV_{OUT} 20/45
21	HV_{OUT} 61/4	61	HV_{OUT} 21/44
22	HV_{OUT} 62/3	62	HV_{OUT} 22/43
23	HV_{OUT} 63/2	63	HV_{OUT} 23/42
24	HV_{OUT} 64/1	64	HV_{OUT} 24/41
25	V_{PP}	65	HV_{OUT} 25/40
26	D_{IOA}	66	HV_{OUT} 26/39
27	N/C	67	HV_{OUT} 27/38
28	N/C	68	HV_{OUT} 28/37
29	$\overline{BL}$	69	HV_{OUT} 29/36
30	$\overline{POL}$	70	HV_{OUT} 30/35
31	V_{DD}	71	HV_{OUT} 31/34
32	DIR	72	HV_{OUT} 32/33
33	LGND	73	HV_{OUT} 33/32
34	OGND	74	HV_{OUT} 34/31
35	N/C	75	HV_{OUT} 35/30
36	N/C	76	HV_{OUT} 36/29
37	CLK	77	HV_{OUT} 37/28
38	$\overline{LE}$	78	HV_{OUT} 38/27
39	D_{IOB}	79	HV_{OUT} 39/26
40	V_{PP}	80	HV_{OUT} 40/25

Note:
Pin designation for DIR = H/L
Example: for DIR = H, Pin 1 is HV_{OUT}41
for DIR = L, Pin 1 is HV_{OUT}24

Package Outline



top view

80-pin Gullwing Package

275V, 64-Channel Serial to Parallel Converter with High Voltage Push-Pull Outputs

Ordering Information

Device	Recommended Operating V_{PP} Max	Package Options			
		80-Lead Quad Cerpak Gullwing	80-Lead Quad Plastic Gullwing	80-Lead 35mm TAB Tape	Die
HV35	275V	HV3527DG	HV3527PG	HV3527T	HV3527X

Features

- ☐ HVCMOS® technology
- ☐ Output voltages up to 275V
- ☐ Low power level shifting
- ☐ Shift register speed 6MHz @ V_{DD} = 5V
- ☐ Latched data outputs
- ☐ Output polarity and blanking
- ☐ CMOS compatible inputs
- ☐ Forward and reverse shifting options

Absolute Maximum Ratings[1]

Supply voltage, V_{DD}		-0.5V to +6V
Supply voltage, V_{PP}		V_{DD} to 300V
Logic input levels		-0.5V to V_{DD} +0.5V
Ground current[2]		1.5A
High voltage supply current[2]		1.3A
Continuous total power dissipation[3]	Ceramic	1900mW
	Plastic	1200mW
Operating temperature range	Ceramic	-40°C to +85°C
	Plastic	0°C to +70°C
Storage temperature range		-65°C to +150°C

Notes:
1. All voltages are referenced to GND.
2. Connection to all power and ground pads is required. Duty cycle is limited by the total power dissipated in the package.
3. For operation above 25°C ambient derate linearly to 85°C at 15mW/°C.

General Description

(Not recommended for new designs. Please use HV505 with improved performance.)

The HV35 is a low voltage serial to high voltage parallel converter with push-pull outputs. This device has been designed for use as a printer driver for electrostatic applications. It can also be used in any application requiring multiple output high voltage, low current sourcing and sinking capabilities.

The device consists of a 64-bit shift register, 64 latches, and control logic to perform the polarity select and blanking of the outputs. A DIR pin controls the direction of data shift through the device. With DIR grounded, D_{IOA} is Data-In and D_{IOB} is Data-Out; data is shifted from $HV_{OUT}64$ to $HV_{OUT}1$. When DIR is at logic high, D_{IOB} is Data-In and D_{IOA} is Data-Out: data is then shifted from $HV_{OUT}1$ to $HV_{OUT}64$. Data is shifted through the shift register on the low to high transition of the clock. Data output buffers are provided for cascading devices. Operation of the shift register is not affected by the $\overline{LE}$ (latch enable), $\overline{BL}$ (blanking), or the $\overline{POL}$ (polarity) inputs. Transfer of data from the shift register to the latch occurs when the $\overline{LE}$ (latch enable) is high. The data in the latch is stored during $\overline{LE}$ transition from high to low.

A bias pin is used to ensure that the device operates at full V_{PP} voltage.

Electrical Characteristics (over recommended operating conditions unless noted)

DC Characteristics

Symbol	Parameter		Min	Typ	Max	Units	Conditions
I_{DD}	V_{DD} Supply Current				25	mA	f_{CLK} = 6MHz, f_{DATA} = 3MHz $\overline{LE}$ = LOW
I_{DDQ}	Quiescent V_{DD} Supply Current				200	µA	All V_{IN} = 0V or V_{DD}
I_{PP}	High Voltage Supply Current				0.50	mA	V_{PP} = 275V All outputs high
					0.50	mA	V_{PP} = 275V All outputs low
I_{IH}	High-Level Logic Input Current				10	µA	$V_{IH} = V_{DD}$
I_{IL}	Low-Level Logic Input Current				-10	µA	V_{IL} = 0V
V_{OH}	High-Level Output	HV_{OUT}	200			V	V_{PP} = 275V, IHV_{OUT} = -1mA
		Data Out	V_{DD} -1V			V	ID_{OUT} = -100µA
V_{OL}	Low-Level Output	HV_{OUT}			10	V	IHV_{OUT} = 1mA, V_{DD} = 5V
		Data Out			1.0	V	ID_{OUT} = 100µA
V_{OC}	HV_{OUT} Clamp Voltage				V_{PP} +1.5	V	I_{OL} = +5mA
					-1.5	V	I_{OL} = -5mA

AC Characteristics[1,2] (For V_{DD} = 5V; V_{PP} = 275V, T_A = 25°C)

Symbol	Parameter		Min	Typ	Max	Units	Conditions
f_{CLK}	Clock Frequency				6	MHz	
t_W	Clock Width High and Low	High	83			ns	
t_{SU}	Data Setup Time Before Clock Rises		35			ns	
t_H	Data Hold Time After Clock Rises		30			ns	
t_{WLE}	Width of Latch Enable Pulse		80			ns	
t_{DLE}	LE Delay Time Rising Edge of Clock		35			ns	
t_{SLE}	$\overline{LE}$ Setup Time Before Rising Edge of Clock		40			ns	
t_{ON}, t_{OFF}	$\overline{Time}$ from Latch Enable to HV_{OUT}				1.5	µs	C_L = 20pF
t_{DHL}	Delay Time Clock to Data High to Low				110	ns	C_L = 20pF
t_{DLH}	Delay Time Clock to Data Low to High				160	ns	C_L = 20pF
t_r, t_f	All Logic Inputs				5	ns	

Notes:
1. Shift register speed can be as low as DC as long as Data Set-up and Hold Time meet the spec.
2. AC Characteristics are guaranteed only under V_{DD} = 5V.

Recommended Operating Conditions

Symbol	Parameter	Min	Typ	Max	Units
V_{DD}	Logic supply voltage	4.5	5.0	5.5	V
V_{PP}	High voltage supply	60		275	V
V_{IH}	High-level input voltage	V_{DD} -0.9		V_{DD}	V
V_{IL}	Low-level input voltage	0		0.9	V
T_A	Operating free-air temperature	0		+70	°C

Notes:
Power-up sequence should be the following:
1. Connect ground.
2. Apply V_{DD}.
3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
4. Apply V_{PP}.

Power-down sequence should be the reverse of the above.

Input and Output Equivalent Circuits



Switching Waveforms



Functional Block Diagram



Function Table

Function	Inputs						Outputs		
	Data	CLK	$\overline{LE}$	$\overline{BL}$	$\overline{POL}$	DIR	Shift Reg 1 2...64	HV Outputs 1 2...64	Data Out *
All on	X	X	X	L	L	X	* *...*	H H...H	*
All off	X	X	X	L	H	X	* *...*	L L...L	*
Invert mode	X	X	L	H	L	X	* *...*	$\overline{*}$ $\overline{*...*}$	*
Load S/R	H or L	↑	L	H	H	X	H or L *...*	* *...*	*
Load/Store Data in Latches	X	X	↓	H	H	X	* *...*	* *...*	*
	X	X	↓	H	L	X	* *...*	$\overline{*}$ $\overline{*...*}$	*
Transparent Latch mode	L	↑	H	H	H	X	L *...*	L *...*	*
	H	↑	H	H	H	X	H *...*	H *...*	*
I/O Relation	D_{IOA}	↑	X	X	X	L	$Q_n \rightarrow Q_{n-1}$	—	D_{IOB}
	D_{IOB}	↑	X	X	X	H	$Q_n \rightarrow Q_{n+1}$	—	D_{IOA}

Notes:
H = high level, L = low level, X = irrelevant, ↑ = low-to-high transition, ↓ = high-to-low transition.
* = dependent on previous stage's state before the last CLK or last $\overline{LE}$ high.

V_{BIAS} Table

V_{BIAS} Voltage	V_{PP} Operating Voltage
V_{BIAS} = 0V or V_{PP}	V_{PP} = 200V
$V_{BIAS} = \frac{V_{PP}}{2}$ V	V_{PP} = 275V



V_{PP} can be used with a voltage divider to get V_{BIAS} or a separate voltage supply can be used for V_{BIAS}.

Pin Configurations

HV35

Pin	Function	Pin	Function
1	HV_{OUT} 41/24	41	HV_{OUT} 1/64
2	HV_{OUT} 42/23	42	HV_{OUT} 2/63
3	HV_{OUT} 43/22	43	HV_{OUT} 3/62
4	HV_{OUT} 44/21	44	HV_{OUT} 4/61
5	HV_{OUT} 45/20	45	HV_{OUT} 5/60
6	HV_{OUT} 46/19	46	HV_{OUT} 6/59
7	HV_{OUT} 47/18	47	HV_{OUT} 7/58
8	HV_{OUT} 48/17	48	HV_{OUT} 8/57
9	HV_{OUT} 49/16	49	HV_{OUT} 9/56
10	HV_{OUT} 50/15	50	HV_{OUT} 10/55
11	HV_{OUT} 51/14	51	HV_{OUT} 11/54
12	HV_{OUT} 52/13	52	HV_{OUT} 12/53
13	HV_{OUT} 53/12	53	HV_{OUT} 13/52
14	HV_{OUT} 54/11	54	HV_{OUT} 14/51
15	HV_{OUT} 55/10	55	HV_{OUT} 15/50
16	HV_{OUT} 56/9	56	HV_{OUT} 16/49
17	HV_{OUT} 57/8	57	HV_{OUT} 17/48
18	HV_{OUT} 58/7	58	HV_{OUT} 18/47
19	HV_{OUT} 59/6	59	HV_{OUT} 19/46
20	HV_{OUT} 60/5	60	HV_{OUT} 20/45
21	HV_{OUT} 61/4	61	HV_{OUT} 21/44
22	HV_{OUT} 62/3	62	HV_{OUT} 22/43
23	HV_{OUT} 63/2	63	HV_{OUT} 23/42
24	HV_{OUT} 64/1	64	HV_{OUT} 24/41
25	V_{PP}	65	HV_{OUT} 25/40
26	D_{IOA}	66	HV_{OUT} 26/39
27	N/C	67	HV_{OUT} 27/38
28	N/C	68	HV_{OUT} 28/37
29	$\overline{BL}$	69	HV_{OUT} 29/36
30	$\overline{POL}$	70	HV_{OUT} 30/35
31	V_{DD}	71	HV_{OUT} 31/34
32	DIR	72	HV_{OUT} 32/33
33	V_{BIAS}	73	HV_{OUT} 33/32
34	GND	74	HV_{OUT} 34/31
35	N/C	75	HV_{OUT} 35/30
36	N/C	76	HV_{OUT} 36/29
37	CLK	77	HV_{OUT} 37/28
38	$\overline{LE}$	78	HV_{OUT} 38/27
39	D_{IOB}	79	HV_{OUT} 39/26
40	V_{PP}	80	HV_{OUT} 40/25

Note:
Pin designation for DIR = H/L
Example: for DIR = H, Pin 1 is HV_{OUT}41
for DIR = L, Pin 1 is HV_{OUT}24

Package Outline



top view

80-pin Gullwing Package

High Voltage PIN Diode Driver

Ordering Information

Device	Package	
	20 Pin Ceramic DIP	28 Pin Ceramic J-Lead
HV3622	HV3622C	HV3622DJ

Features

- ☐ Processed with HVCMOS® technology
- ☐ 5V CMOS logic – low power dissipation
- ☐ DMOS output voltage up to 220V
- ☐ Low power level shifting – 5V to 220V
- ☐ Source current 10mA
- ☐ Output fault detection
- ☐ Latched data output

Absolute Maximum Ratings

Supply Voltage, V_{CC}	-0.5V to +7.0V
Logic Input Voltage	-0.3V to VCC + 0.3V
Supply Voltage V_{LL}	-5.0V
Supply Voltage V_{PP}	+230V
Max Power Dissipation	0.8W
Junction Temperature	+150 °C
Storage Temperature Range	-65 °C to +150 °C
Operating Temperature Range	-55 °C to +125 °C
Lead Soldering Temperature for 10 Seconds	+300 °C

General Description

The HV3622 is a monolithic high-voltage quad-output driver that is designed to be used in conjunction with the Supertex VN2222NC,* a separate N-channel DMOS FET quad array, whose device characterics are briefly described below. Together, these devices perform a 220V push-pull function that is especially suited for driving PIN diodes in applications such as frequency-hopping radios, microwave communication systems and phased array radar.

Used as a microwave or RF switch, the HV3622 has 4 high-voltage P-channel outputs: PD_0, PD_1, PD_2 and PD_3. Additional controls are Chip Select ($\overline{CS}$) and Output Enable ($\overline{OE}$) functions. The HV3622 also has an output fault detection function that protects the outputs from damage by putting them into a high impedance state when a short is detected. The HV3622 provides 4 low-voltage outputs—DRV_0, DRV_1, DRV_2 and DRV_3—that drive the gates of the 4 N-channel FETs in the VN2222NC device. See the diagram below for an example of the push-pull output structure that these two devices provide.

For detailed electrical characteristics of the VN2222NC, please see the data sheet in Chapter 8. Currently, the HV3622 is only available in through-hole and surface-mount ceramic packages that are suitable for military applications, while the VN22NC is offered in both ceramic quad and discrete packages. For commercial product availability, please consult the factory.

* VN2222NC is an N-channel DMOS FET quad array recommended for use in conjunction with HV36 outputs to form four 220V push-pull outputs. Each of the four devices has a max $R_{DS(ON)}$ of 1.25Ω, min $I_{D(ON)}$ of 5.0 amps, and BV_{DSS} of 220V.

Push-Pull Configuration



Electrical Characteristics (over recommended operating conditions unless noted)

DC Characteristics

Symbol	Parameter	Min	Max	Units	Conditions
I_{CCQ}	Maximum Quiescent V_{CC} Supply Current		1.0	mA	V_{CC} = 5.5V All ouputs open
I_{LLQ}	Maximum Quiescent V_{LL} Supply Current		4.0	mA	V_{LL}= -3.5V $D_{RV(N)}$ high or low
I_{PPQ}	Maximum Quiescent V_{PP} Supply Current		100	µA	V_{PP} = 220V $P_{D(N)}$ high or low
I_{IH}	High-level logic current		10	µA	H = V_{CC}
I_{IL}	Low-level logic current		10	µA	L = 0V
V_{FH}	Minimum high-level logic output voltage (fault detect)	4.4		V	V_{CC} = 4.5V, I_{OH} = 20µA
V_{FL}	Maximum low-level logic output voltage (fault detect)		0.1	V	V_{CC} = 5.5V, I_{OL} =-20µA
V_{DH}	Minimum $P_{D(N)}$ high-level output voltage	198		V	V_{PP} = 203V, I_{OH}=10mA
V_{DH}	Minimum $P_{D(N)}$ high-level output voltage	92.5		V	V_{PP} = 100V, V_{DH} =10mA
V_{DH}	Minimum $D_{RV(N)}$ high-level output voltage	4		V	V_{CC} = 4.5V, I_{DH}=100µA
V_{DL}	Maximum $D_{RV(N)}$ low-output voltage		-2.3	V	V_{LL} = -2.5V, I_{DL} = -500µA
$V_{TH(min)}$	Minimum fault threshold for $P_{D(N)}$ output high	0.5 x V_{PP} fault		V	$P_{D(N)}$ = HIGH, $\overline{OE}$ = V_{CC}
$V_{TH(max)}$	Maximum fault threshold for $P_{D(N)}$ output high	0.85 x V_{PP} fault		V	$P_{D(N)}$ = HIGH, $\overline{OE}$ = V_{CC}
$V_{TL(min)}$	Minimum fault threshold for $P_{D(N)}$ output Hi-Z	$V_{(PDN)}$ = 0V		V	$P_{D(N)}$ = Hi-Z, $\overline{OE}$ = V_{CC}
$V_{TL(max)}$	Maximum fault threshold for $P_{D(N)}$ output Hi-Z		$V_{(PDN)}$ = 25	V	$P_{D(N)}$ = Hi-Z, $\overline{OE}$ = V_{CC}

AC Characteristics (over recommended operating conditions unless noted)

Symbol	**Parameter**	**Min**	**Max**	**Units**	**Conditions**
t_{WCS}	Minimum $\overline{CS}$ pulse to latch data	100		nSEC	V_{CC}= 4.5V, $\overline{ENA}$ = 0V
t_{WENA}	Minimum $\overline{ENA}$ pulse width to latch data	100		nSEC	V_{CC}= 4.5V, $\overline{CS}$ = 0V
t_{WOE}	$\overline{OE}$ pulse width	10	50	µS	V_{CC}= 4.5V, $\overline{OE}$ = 0V, V_{PP} = 220V $P_{D(N)}$ LOAD = 20K to GND
		16	50	µS	V_{PP} = 220V, $P_{D(N)}$ LOAD = 20K and 1500pF to GND
		40	50	µS	V_{PP} = 100V, $P_{D(N)}$ LOAD = 20K and 1500pF to GND
TT	Input transition rise and fall times	0	200	nSEC	V_{CC}= 4.5V
T_{SU1}	Minimum set-up time D_N and $\overline{CS}$ to $\overline{ENA}$	150		nSEC	V_{CC}= 4.5V
T_{SU2}	Minimum set-up time $\overline{ENA}$ to $\overline{OE}$ falling edge	150		nSEC	V_{CC}= 4.5V
TH	Minimum hold time	5		nSEC	V_{CC}= 4.5V
CIN	Maximum input capacitance		10	pF	Not tested, reference only
TO	$P_{D(N)}$ transition time from $\overline{OE}$ low to $P_{D(N)}$ high/low	1	15	µS	V_{PP} = 220V $P_{D(N)}$ output loaded by 20K ohms & 1500pF to GND
			40	µS	V_{PP} = 100V, $P_{D(N)}$ output loaded by 20K ohms & 1500pF to GND

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units
V_{CC}	Logic Supply Voltage	4.5	5.5	V
V_{IN}	DC Logic Input Voltage	0	V_{CC}	V
V_{LL}	V_{LL} Supply Voltage	-3.5	-2.5	V
V_{PP}	V_{PP} Supply Voltage	100	220	V
$IP_{D(N)}H$	High-State Continuous $P_{D(N)}$ Source Current		10	mA
T_A	Ambient Operating Temp	-55	+125	°C
CL	$D_{RV(N)}$ Load Capacitance	0	0.006	µF

Notes:

1. V_{PP} rise time (dv/dt) should be less than 50V/µS.
2. Power-up sequence should be the following:
   A) Connect ground;
   B) Apply V_{PP};
   C) Apply V_{DD};
   D) Apply V_{LL};
   E) Set all inputs to a known state. Power-down sequence should be the reverse of the above.

Function Table

Input					Output			
$\overline{CS}$	$\overline{ENA}$	$\overline{OE}$	Data $D_{(N)}$	V_{TH} Level[2]	Internal Latch Q(N)	$P_{D(N)}$	$D_{RV(N)}$	$\overline{Fault}$
H	X	H	X	Pass	Previous State	Previous State	Previous State	VFH
X	H	H	X	Pass	Previous State	Previous State	Previous State	VFH
L	L	H	H	Pass	Set	Previous State	Previous State	VFH
L	L	H	L	Pass	Reset	Previous State	Previous State	VFH
L	L	H>L	H	P/F	Set	VDH	VDL	VFH
L	L	H>L	L	P/F	Reset	HI-Z	VDH	VFH
H	X	H>L	X		Previous State			
				P/F	Set	VDH	VDL	VFH
				P/F	Reset	HI-Z	VDH	VFH
X	H	H>L	X		Previous State			
				Pass	Set	VDH	VDL	VFH
				Pass	Reset	HI-Z	VDH	VFH
X	X	H	X	Fail	—	HI-Z	VDL	VFL
(At Power Up)								
X	X	X	X	P/F	Set	VDH	VDL	VFH

Notes:

1. X indicates "Don't Care" input state (L or H).
2. The output threshold is internally tested for each $P_{D(N)}$ output; the pass condition occurs when $\overline{OE}$ = H and:
   A) $P_{D(N)}$ driving high with output > $V_{TH\ (MAX)}$, or may occurs if $P_{D(N)}$ driving high and output > $V_{TH\ (MIN)}$ and < $V_{TL\ (MAX)}$.
   OR
   B) $P_{D(N)}$ driving Low with output < $V_{TH\ (MIN)}$, or may occur if $P_{D(N)}$ driving low and output < $V_{TH\ (MAX)}$ and < $V_{TL\ (MIN)}$.
   The fail condition occurs when $\overline{OE}$ = H and conditions for "pass" are not satisfied.
3. $\overline{Fault}$ output = V_{FL} indicates a fault has been detected in at least one of the $P_{D(N)}$ output loads when $\overline{OE}$ = H. All other outputs shall function normally when a fault condition has been detected for one of the outputs. The $\overline{Fault}$ output shall remain in the low state, regardless of the state of the output which initiated the fault status, until the next falling edge of $\overline{OE}$. Whenever $\overline{OE}$ = L, the $\overline{Fault}$ output is forced to V_{FH}, and the fault latch is reset. If the fault condition persists, the fault response repeats each time the $\overline{OE}$ input is set to H.
4. H>L indicates falling edge (H to L).
5. HI-Z indicates no current is sourced to output $P_{D(N)}$.
6. P/F indicates "Pass" or "Fail" fault threshold conditions.

Functional Block Diagram



Timing Diagram



Pin Configurations

20 Pin, 300 Mil Wide Package

Pin	Function	Pin	Function
1	D_1	11	P_{D0}
2	D_2	12	D_{RV1}
3	D_3	13	D_{RV0}
4	V_{LL}	14	V_{PP}
5	GND	15	V_{CC}
6	D_{RV3}	16	$\overline{ENA}$
7	D_{RV2}	17	$\overline{OE}$
8	P_{D3}	18	$\overline{CS}$
9	P_{D2}	19	$\overline{Fault}$
10	P_{D1}	20	D_0

28 Pin, J-Lead Package

Pin	Function	Pin	Function
1	D_1	15	P_{D1}
2	D_2	16	P_{D0}
3	D_3	17	NC
4	NC	18	D_{RV1}
5	V_{LL}	19	D_{RV0}
6	GND	20	NC
7	NC	21	V_{PP}
8	D_{RV3}	22	NC
9	D_{RV2}	23	V_{CC}
10	NC	24	$\overline{ENA}$
11	P_{D3}	25	$\overline{OE}$
12	NC	26	$\overline{CS}$
13	P_{D2}	27	$\overline{Fault}$
14	NC	28	D_0

20 Pin, 300 Mil Wide Package

Pin	Function	Pin	Function
1	S	11	S
2	S	12	S
3	S	13	NC
4	G_1	14	D_4
5	G_2	15	D_3
6	G_3	16	D_2
7	G_4	17	D_1
8	S	18	NC
9	S	19	S
10	S	20	S

Package Outline



20 Pin, 300 Mil Wide DIP
HV3622C



28 Pin J-Lead Package
HV3622DJ



20 Pin, 300 Mil Wide DIP
VN2222NC

Preliminary

32-Channel Gray-Shade Display Column Driver

Ordering Information

Device	Package Options			
	64-Lead 3-sided Plastic Gullwing	80-Lead Ceramic Gullwing	Die	80-Lead Ceramic Gullwing (MIL-STD-883 Processed*)
HV38	HV3806PG	HV3806DG	HV3806X	RBHV3806DG

* For Hi-Rel process flows, refer to page 5-3 of the Databook.

Features

- 5V CMOS inputs
- Up to 60V modulation voltage
- Capable of 16 levels of gray shading
- 16MHz data throughput rate
- 32 Outputs per device (can be cascaded)
- Minimum 15 mA high-voltage output source/sink capability
- Pin-programmable shift direction (DIR)
- D/A conversion can be performed in as little as 3.2µs
- Diodes in output structure allow usage in energy recovery systems
- Integrated high-voltage CMOS technology
- Available in 3-sided 64-lead gullwing package or as dice

General Description

The HV38 is a 32-channel column driver IC designed for gray-shade display use. A bidirectional shift register working on both clock edges is used to index input data, in groups of 4, into a set of data latches. These are compared to the contents of a master binary counter. Each time the master counter begins to increment, a hold capacitor (C_H) on each channel is charged until the contents of the data latches is matched by that in the counter. Each channel's C_H thus is charged to an individual level, V_H, which is then transferred to the output by a source-follower structure that allows both sourcing and sinking of output current.

DIR is a shift-direction-select pin which has been provided to allow the user to interchange the shift register data input. When the DIR input is high, data is shifted in thru D1 to D4 in ascending order from $HV_{OUT}1$ to $HV_{OUT}32$. When the DIR input is low, data is shifted in descending order from $HV_{OUT}32$ to $HV_{OUT}1$.

In the HV38, the ramp generator circuitry (V_R) obtains its (low-current) bias from V_{PP1}. This allows the output bias, V_{PP2}, to be ramped down to zero when output current is not required, thus saving energy.

Absolute Maximum Ratings[1]

Supply voltage, V_{DD}		-0.5V to +7.5V
Supply voltage, V_{PP1}/V_{PP2}		-0.5V to +70V
Logic input levels		-0.5 to V_{DD} + 0.5V
Ground current[2]		1.5A
Continuous total power dissipation[2, 3]	Plastic	1200mW
	Ceramic	1500mW
Operating temperature range		-40°C to +85°C
Storage temperature range		-65°C to +150°C
Lead temperature 1.6mm (1/16 inch) from case for 10 seconds		260°C

Notes:
1. All voltages are referenced to V_{SS}.
2. Duty cycle is limited by the total power dissipated in the package.
3. For operation above 25°C ambient, derate linearly to 70°C at 12mW/°C.

Electrical Characteristics (at 25°C, unless otherwise specified)

Low-Voltage DC Characteristics

Symbol	Parameter	Min	Typ[1]	Max	Units	Conditions
V_{DD}	Low-voltage supply	4.5	5.0	5.5	V	f_{SC} = 8MHz
I_{DD}	V_{DD} supply current (active)		6.0	10.0	mA	f_{CC} = 6MHz F_{DATA} = 8MHz
I_{DDS}	V_{DD} supply current (standby)			100	µA	All V_{IN} = 0V, V_{DD} = min
V_{IH}	High-level input voltage	V_{DD} -1		V_{DD}	V	
V_{IL}	Low-level input voltage	0		1	V	
I_{IH}	High-level input current		1.0	50	µA	V_{IH} = V_{DD}
I_{IL}	Low-level input current		-1.0	-50	µA	V_{IL} = 0V
C_{IN}	Input capacitance (data, LC, SC, CC)			10	pF	V_{IN} = 0V, f = 1MHz
T_A	Operating free-air temperature	-40		85	°C	
V_{OH}	High-level output voltage	V_{DD} -1			V	I_{OH} = -4mA, V_{DD} = min
V_{OL}	Low-level output voltage			0.4	V	I_{OL} = 4mA, V_{DD} = min
I_{OH}	High-level output current			-4.0	mA	
I_{OL}	Low-level output current			4.0	mA	

Note 1. All typical values are at V_{DD} = 5.0V.

High-Voltage DC Characteristics

Symbol	Parameter	Min	Typ	Max	Units	Conditions
V_{PP}	High-voltage supply	-0.3		60	V	
I_{PP}	V_{PP} supply current			100	µA	V_{PP} = 60V, outputs high or low, no load
V_R	Ramp voltage	0		V_{PP}-2	V	
I_{AOH} max	Maximum high-voltage analog output source current[1]			-15	mA	V_{PP} = 60V
I_{AOH}	High-voltage analog output source current[1]	-10			mA	V_{PP} = 60V V_R = 30V, V_{AO} = 25V
		-100			µA	V_{AO} = 28.75V
I_{AOL} max	Maximum high-voltage analog output sink current[2]			15	mA	V_{PP} = 60V
I_{AOL}	High-voltage analog output sink current[2]	10			mA	V_{PP} = 60V V_R = 30V, V_{AO} = 25V
		100			µA	V_{AO} = 31.25V

Notes:
1. Either by N-CH transistor or P-CH output diode.
2. Either by P-CH transistor or N-CH output diode.
3. Power-up sequence should be the following:
   1. Connect ground.
   2. Apply V_{DD}.
   3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
   4. Apply V_{PP}.

   Power-down sequence should be the reverse of the above.

Electrical Characteristics

AC Characteristics (V_{DD} = 5V, T_A = 25°C)

Logic Timing

Symbol	Parameter	Min	Typ	Max	Units	Conditions
f_{SC}	Shift clock operating frequency			8	MHz	
f_{DIN}	Data-in frequency			16	MHz	
t_{SS}	Ascent/Descent pulse to shift clock setup time		20		ns	
t_{HS}	Ascent/Descent pulse to shift clock hold time		40		ns	
t_{WA}	Ascent pulse width		55		ns	
t_{DS}	Data to shift clock setup time		0		ns	
t_{DH}	Data to shift clock hold time		50		ns	
t_{WD}	Data-in pulse width		55		ns	
t_{WLC}	Load count pulse width		200		ns	
t_{DLCR}	Load count to ramp delay			100	ns	
t_{DLCC}	Load count to count clock delay		70		ns	
t_{WLC}	Load count pulse width		200		ns	
t_{DSL}	Shift clock to load count delay time		200		ns	
t_{CSC}	Shift clock cycle time			125	ns	
t_{CCC}	Count clock cycle time	190			ns	
t_{WCC}	Count clock pulse width	90			ns	

V_{RAMP} Timing

Symbol	Parameter	Min	Typ	Max	Units	Conditions
t_{CR}	Cycle time of ramp signal	8			µs	
t_{RR}	Ramp rise time	3			µs	
t_{HR}	Ramp hold time	2			µs	
t_{FR}	Ramp fall time	3			µs	
t_{DRRP2}	Rise time delay from V_R to V_{PP2}	TBD			µs	
t_{HP2}	V_{PP2} hold time	TBD			µs	
t_{RP2}	V_{PP2} ramp-up time	TBD			µs	
t_{FP2}	V_{PP2} ramp-down time	TBD			µs	
t_{DFRP2}	Fall time delay from V_R to V_{PP2}	TBD			µs	

Timing Diagrams

(a) Basic System Timing



(b) Detailed Device Timing



Pin Definitions

Pin #	Name	Function
27-30	D1-D4	Inputs for binary-format parallel data
26	Shift clock	Triggers data on both rising and falling edges. This implies that the data rate is always twice the clock rate (data rate = 16MHz max if clock rate = 8MHz max)
22	Ascent	Input pin for the Ascent pulse (when DIR is high). Output pin for Descent pulse (when DIR is low).
43	Descent	Input pin for the Descent pulse (when DIR is low). Output pin for the Ascent pulse (when DIR is high).
40	Load Count	Input for a pulse whose rising edge causes data from the input latches to enter the comparator latches, and whose falling edge initiates the conversion of this binary data to an output level (D-to-A).
42	Count Clock	Input to the count clock generator whose increments are compared to the data in the comparator latches.
18,47	V_R	High-voltage ramp input for charging the output stage hold capacitors (C_H). This input can be linear or non-linear as desired.
32	DIR	When this pin is connected to V_{DD}, input data is shifted in ascending order, i.e. corresponding to $HV_{OUT}1$ to $HV_{OUT}32$. When connected to LVGND, input data is shifted in descending order, i.e. corresponding to $HV_{OUT}32$ to $HV_{OUT}1$.
31	LVGND	This is ground for the logic section. It may be connected to the HVGND pin, or kept separate in energy recovery circuits.
20,45	HVGND	This is ground for the high-voltage (output) section. It may be connected to the LVGND pin, or kept separate in energy recovery circuits.
19,46	$V_{PP}1$	This input biases the level translators and the P-channel transistors that charge the holding caps (C_H).
17,48	$V_{PP}2$	This input biases the output source followers. It can be set equal to $V_{PP}1$ or can be ramped (especially in energy recovery schemes).
1-16 49-64	$HV_{OUT}1$- $HV_{OUT}32$	High-voltage source-follower outputs.
33	V_{DD}	Low-voltage logic power supply.

Typical EL Panel Connections



Theory of Operation

The HV38 has two primary functions:

1) Loading data from the data bus and,
2) Gray-shade conversion
(converting latched data to output voltages).

Since the device was developed initially for electroluminescent displays, the operation will be described in terms that pertain to that technology. As shown by the Typical EL Drive Scheme, several HV38 packages are mounted at the top and bottom of a display panel. Data exists on a 4-bit bus (adjacent PC board traces) at top and bottom. The D1 through D4 inputs of each chip take data from the bus when either an ASCENT or DESCENT pulse is present at the chip. These pulses therefore act as a combination CHIP SELECT and LOCATION STROBE. Because of the way the chip HV_{OUT} pins are sequenced, data on the bus at the bottom of the display panel will be entered into the left-most chip as $HV_{OUT}1$, $HV_{OUT}2$, etc. up to $HV_{OUT}32$. The ASCENT pulse will accomplish this with DIR = High.

Loading Data from Data Bus

Here is the full data-entry sequence:

1) The microcontroller puts data on the bus (4 bits)
2) To enter the data into the 32 sets of 4 latches on the first chip, the shift clock rises. This positive transition is combined with the ASCENT pulse (sometimes called a SEED BIT) and is generated only once to strobe the data into the first set of latches. (These latches eventually send data to the $HV_{OUT}1$). The data on the bus then changes, the shift clock falls, and this negative transition is combined with the ASCENT pulse, which is now propagated internally, to strobe the new data into the next set of 4 latches (which will end up as $HV_{OUT}2$). This internal ASCENT pulse therefore runs at twice the shift clock rate.
3) When the last set of 4 latches in the first chip has been loaded ($HV_{OUT}32$), the ASCENT pulse leaves chip 1 and enters chip 2. The exit pin is called DESCENT and the chip 2 entry pin is ASCENT. For chips at the top of the panel things are reversed: DIR is low, entry pins are DESCENT and exit pins are ASCENT, because the data-into-latches sequence is in descending order, $HV_{OUT}32$ down to $HV_{OUT}1$.
4) The buses may of course be separate, and data can be strobed in on an interleaved basis, etc., but those complications will be left to systems designers.

When data has been loaded into all 32 outputs of all chips (top and bottom of the display panel), the load count pin is pulsed. On its rising transition, all the data in the input latches is transferred to a like number of comparator latches, (thus leaving the data latches ready to receive new data during the following operations). After the transfer, the load count pin is brought low. This transition begins the events that convert the binary data into a gray-shade level.

Gray-shade Conversion

1) The COUNT CLOCK is started. This external signal is applied to the COUNT CLOCK pin, causing the counter on each chip to increment from binary 0000 to 1111 (0 to 15).
2) At the same time, the V_R voltage is applied to all chips, via charging transistors, causing the HOLD CAPACITORS (C_H) on each output to experience a rise in voltage.
3) If each set of comparator latches held binary 1111 (a count of 15), the V_R voltage would charge each C_H to the full value of V_R. The voltage followers on each output would thus present this level as a maximum-brightness output to the panel.
4) On the other hand, if the count in the comparator latches is less than maximum, when the COUNT CLOCK had incremented the master counter to a value that matched the latch value, that particular charging transistor would be cut off, leaving that C_H at some other value of voltage (gray-shade level).

It should be clear that :

a) Data continues until all latches in all chips are loaded. The shift clock and the internal ASCENT/DESCENT pulses last for the same duration.

b) Count clock endures for 16 counts after load count goes low.

Function Table

Sequence	Function	DIR	Data-In (D1 - D4)	Ascent	Descent	Shift Clock	Load Count	Count Clock	V_R
1	Shift Data from $HV_{OUT}1$ to 32	H	H/L		Output		L	L	L
2	Shift Data from $HV_{OUT}32$ to 1	L	H/L	Output			L	L	L
3	Load Shift Register	X	X	Pre-defined by 1 or 2			L	L	L
4	Load Counter	X	X			L		L	L
5	Counting/Voltage Conversion	X	X			L	L		Initiates V_{RAMP}

Functional Block Diagram



* Uses both clock edges.

Output Stage Detail



Pin Configuration

64-Pin PG Package

Pin	Function	Pin	Function	Pin	Function
1	HV_{OUT} 1	23	NC	45	HVGND
2	HV_{OUT} 2	24	NC	46	V_{PP1}
3	HV_{OUT} 3	25	NC	47	V_R
4	HV_{OUT} 4	26	Shift Clock	48	V_{PP2}
5	HV_{OUT} 5	27	D_4	49	HV_{OUT} 17
6	HV_{OUT} 6	28	D_3	50	HV_{OUT} 18
7	HV_{OUT} 7	29	D_2	51	HV_{OUT} 19
8	HV_{OUT} 8	30	D_1	52	HV_{OUT} 20
9	HV_{OUT} 9	31	LVGND	53	HV_{OUT} 21
10	HV_{OUT} 10	32	DIR	54	HV_{OUT} 22
11	HV_{OUT} 11	33	V_{DD}	55	HV_{OUT} 23
12	HV_{OUT} 12	34	NC	56	HV_{OUT} 24
13	HV_{OUT} 13	35	NC	57	HV_{OUT} 25
14	HV_{OUT} 14	36	NC	58	HV_{OUT} 26
15	HV_{OUT} 15	37	NC	59	HV_{OUT} 27
16	HV_{OUT} 16	38	NC	60	HV_{OUT} 28
17	V_{PP2}	39	NC	61	HV_{OUT} 29
18	V_R	40	Load Count	62	HV_{OUT} 30
19	V_{PP1}	41	NC	63	HV_{OUT} 31
20	HVGND	42	Count Clock	64	HV_{OUT} 32
21	NC	43	DESCENT		
22	ASCENT	44	NC		

*Pins 65 to 80 are NC (ceramic only)

Package Outlines



top view

3-sided Plastic 64-pin Gullwing Package



top view

80-pin Ceramic Gullwing Package

Gray Shade Decoding Scheme

Brightest Shade No.	D4	D3	D2	D1	
15	1	1	1	1	Brightest
14	1	1	1	0	
13	1	1	0	1	
12	1	1	0	0	
11	1	0	1	1	
10	1	0	1	0	
9	1	0	0	1	
8	1	0	0	0	
7	0	1	1	1	
6	0	1	1	0	
5	0	1	0	1	
4	0	1	0	0	
3	0	0	1	1	
2	0	0	1	0	
1	0	0	0	1	
0	0	0	0	0	Dimmest

32-Channel Serial To Parallel Converter With P-Channel Open Drain Outputs

Ordering Information

Device	Package Options			
	44 J-Lead Quad Ceramic Chip Carrier	44 J-Lead Quad Plastic Chip Carrier	Die	44 J-Lead Quad Ceramic Chip Carrier (MIL-STD-883 Processed*)
HV41	HV4122DJ	HV4122PJ	HV4122X	RBHV4122DJ
HV42	HV4222DJ	HV4222PJ	HV4222X	RBHV4222DJ

* For Hi-Rel process flows, please refer to page 5-3 in the Databook

Features

- ☐ Processed with HVCMOS® technology
- ☐ Output voltages to -225V
- ☐ Source current minimum 80mA
- ☐ Shift register speed 8MHz
- ☐ Strobe and enable inputs
- ☐ CMOS compatible inputs
- ☐ Forward and reverse shifting options
- ☐ 44-lead plastic and ceramic surface mount packages
- ☐ Hi-Rel processing available
- ☐ Can be used with the HV51 and HV52 to provide 200V push-pull operation

Absolute Maximum Ratings[1]

Supply voltage, V_{DD}		+0.5V to -15.5V
Off state output voltage		+0.5V to -250V
Logic input levels		+0.5V to V_{DD} - 0.5V
Ground current[2]		1.5A
Continuous total power dissipation[3]	Ceramic	1500mW
	Plastic	1200mW
Operating temperature range	Commercial	-40°C to +85°C
	Military	-55°C to +125°C
Storage temperature range		-65°C to +150°C
Lead temperature 1.6mm (1/16 inch) from case for 10 seconds		260°C

Notes:
1. All voltages are referenced to V_{SS}.
2. Duty cycle is limited by the total power dissipated in the package.
3. For operation above 25°C ambient, derate linearly to 85°C at 15mW/°C.

General Description

The HV41 and HV42 are low voltage serial to high voltage parallel converters with P-Channel open drain outputs. These devices have been designed for use as drivers for AC electroluminescent displays. They can also be used in any application requiring multiple output high voltage current source capabilities such as driving inkjet and electrostatic print heads, plasma panels, or vacuum fluorescent displays.

These devices consist of a 32-bit shift register and control logic to perform the Output Enable and All-ON functions. Data is shifted through the shift register on the logic high to low transition of the clock. The HV41 shifts in the counterclockwise direction when viewed from the top of the package and the HV42 shifts in the clockwise direction. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register. Operation of the shift register is not affected by the OE (Output Enable) or the STR (Strobe) inputs.

For applications requiring active pull down as well as pull up, the HV41 and HV42 can be paired with the HV52 and HV51 devices, respectively.

Electrical Characteristics (over recommended operating conditions unless noted)

DC Characteristics (voltages referenced to V_{SS})

Symbol	Parameter		Min	Max	Units	Conditions
I_{DD}	V_{DD} supply current			-15	mA	f_{CLK} = 8 MHz F_{DATA} = 4 MHz
I_{DDQ}	Quiescent V_{DD} supply current			-100	µA	ALL V_{IN} = 0V
$I_{O(OFF)}$	Off state output current			-100	µA	All SWS parallel
I_{IH}	High-level logic input current			-1	µA	V_{IH} = -12V
I_{IL}	Low-level logic input current			+1	µA	V_{IL} = 0V
V_{OH}	High-level output data out		V_{DD} + 1.0V		V	I_{Dout} = -100µA
V_{OL}	Low-level output voltage	HV_{OUT}		-30.0	V	I_{HVout} = -80mA
		Data out		-1.0	V	I_{Dout} = -100µA
V_{OC}	HV_{OUT} clamp voltage			+1.5	V	I_{OL} = +80mA

AC Characteristics (@ V_{DD} = -12V, V_{SS} = 0V)

Symbol	Parameter	Min	Max	Units	Conditions
f_{CLK}	Clock frequency		8	MHz	
t_{WH}/t_{WL}	Clock width high or low	62		ns	
t_{SU}	Data set-up time before clock rises	50		ns	
t_H	Data hold time after clock rises	20		ns	
t_{ON}	Turn ON time, HV_{OUT} from enable		400	ns	R_L = 10K to -225V
t_{DHL}	Delay time clock to data high to low		100	ns	C_L = 15pF
t_{DLH}	Delay time clock to data low to high		100	ns	C_L = 15pF

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
V_{DD}	Logic supply voltage		-10.8	-12	-13.2	V
V_{OO}	Output off voltage		+0.3		-225	V
V_{IH}	High-level input voltage (LOGIC "1")		V_{DD} + 2V		V_{DD}	V
V_{IL}	Low-level input voltage (LOGIC "0")		0		-2.0	V
f_{CLK}	Clock frequency				8	MHz
T_A	Operating free-air temperature	Commercial	-40		+85	°C
		Military Hi-Rel (RB)	-55		+125	°C

Note : All voltages are referenced to V_{SS}.

Input and Output Equivalent Circuits



Switching Waveforms



Functional Block Diagram



Function Table

Function	Inputs				Outputs		
	DI	CLK	OE	STR	Shift Reg 1 2...32	HV Outputs 1 2...32	Data Out *
All on	X	X	X	L	* *...*	All On	*
All off	X	X	L	H	* *...*	All Off	*
Load S/R	H or L	↓	L	H	H or L *...*	On or Off *...*	
Output enable	X	H or L	H	H	* *...*	On or Off *...*	*

Notes:
X = Not relevant to the output state.
* = Dependent on previous stage's state before the last CLK : High to low transition.
A logic high bit in the shift register will turn on the corresponding output when the strobe and output enable inputs are both high.
↓ = High-to-low transition, -12V to V_{SS}
H = High level = -12V
L = Low level = 0V

Pin Configurations

HV41
44 Pin J-Lead Package

Pin	Function	Pin	Function
1	HV_{OUT} 17	23	Output Enable
2	HV_{OUT} 18	24	Clock
3	HV_{OUT} 19	25	V_{SS}
4	HV_{OUT} 20	26	V_{DD}
5	HV_{OUT} 21	27	Strobe
6	HV_{OUT} 22	28	Data In
7	HV_{OUT} 23	29	HV_{OUT} 1
8	HV_{OUT} 24	30	HV_{OUT} 2
9	HV_{OUT} 25	31	HV_{OUT} 3
10	HV_{OUT} 26	32	HV_{OUT} 4
11	HV_{OUT} 27	33	HV_{OUT} 5
12	HV_{OUT} 28	34	HV_{OUT} 6
13	HV_{OUT} 29	35	HV_{OUT} 7
14	HV_{OUT} 30	36	HV_{OUT} 8
15	HV_{OUT} 31	37	HV_{OUT} 9
16	HV_{OUT} 32	38	HV_{OUT} 10
17	N/C	39	HV_{OUT} 11
18	Data Out	40	HV_{OUT} 12
19	N/C	41	HV_{OUT} 13
20	N/C	42	HV_{OUT} 14
21	N/C	43	HV_{OUT} 15
22	N/C	44	HV_{OUT} 16

HV42
44 Pin J-Lead Package

Pin	Function	Pin	Function
1	HV_{OUT} 16	23	Output Enable
2	HV_{OUT} 15	24	Clock
3	HV_{OUT} 14	25	V_{SS}
4	HV_{OUT} 13	26	V_{DD}
5	HV_{OUT} 12	27	Strobe
6	HV_{OUT} 11	28	Data In
7	HV_{OUT} 10	29	HVout 32
8	HV_{OUT} 9	30	HV_{OUT} 31
9	HV_{OUT} 8	31	HV_{OUT} 30
10	HV_{OUT} 7	32	HV_{OUT} 29
11	HV_{OUT} 6	33	HV_{OUT} 28
12	HV_{OUT} 5	34	HV_{OUT} 27
13	HV_{OUT} 4	35	HV_{OUT} 26
14	HV_{OUT} 3	36	HV_{OUT} 25
15	HV_{OUT} 2	37	HV_{OUT} 24
16	HV_{OUT} 1	38	HV_{OUT} 23
17	N/C	39	HV_{OUT} 22
18	Data Out	40	HV_{OUT} 21
19	N/C	41	HV_{OUT} 20
20	N/C	42	HV_{OUT} 19
21	N/C	43	HV_{OUT} 18
22	N/C	44	HV_{OUT} 17

Package Outline



top view

44-pin J-Lead Package

32-Channel Serial To Parallel Converter with P-Channel Open Drain Outputs

Ordering Information

Device	Recommended Operating V_{PP} Max	Package Options			
		44 J-Lead Quad Ceramic Chip Carrier	44 J-Lead Quad Plastic Chip Carrier	44 Quad Plastic Gullwing	Die
HV45	-300	HV4530DJ	HV4530PJ	HV4530PG	HV4530X
	-220	HV4522DJ	HV4522PJ	HV4522PG	HV4522X
HV46	-300	HV4630DJ	HV4630PJ	HV4630PG	HV4630X
	-220	HV4622DJ	HV4622PJ	HV4622PG	HV4622X

Features

- ☐ Processed with HVCMOS Technology
- ☐ Output voltages to -300V
- ☐ Source current minimum 60 mA
- ☐ Shift register speed 8 MHz
- ☐ Polarity and blanking inputs
- ☐ CMOS compatible inputs
- ☐ Forward and reverse shifting options
- ☐ 44-lead plastic and ceramic surface mount packages
- ☐ Hi-Rel processing available
- ☐ Can be used with the HV55 and HV56 to provide 300V push pull operation

Absolute Maximum Ratings[1]

Supply voltage, V_{DD}		+0.5V to -16V
Off state output voltage	HV4530/HV4630	+0.5V to -315V
	HV4522/ HV4622	+0.5V to -240V
Logic input levels		+0.5V to V_{DD} - 0.3V
Ground current[2]		1.5A
Continuous total power dissipation[3]	Ceramic	1500mW
	Plastic	1200mW
Operating temperature range	Ceramic	-40°C to +85°C
	Plastic	0°C to +70°C
Storage temperature range		-65°C to +150°C
Lead temperature 1.6mm (1/16 inch) from case for 10 seconds		260°C

Notes:
1. All voltages are referenced to V_{SS}.
2. Duty cycle is limited by the total power dissipated in the package.
3. For operation above 25°C ambient, derate linearly to 70°C at 12mW/°C.

General Description

The HV45 and HV46 are low-voltage serial to high-voltage parallel converters with P-Channel open drain outputs. These devices have been designed for use as drivers for AC-electroluminescent displays. They can also be used in any application requiring multiple output high-voltage current source capabilities such as driving inkjet and electrostatic print heads, plasma panels, or vacuum fluorescent displays.

These devices consist of a 32-bit shift register, 32 data latches, and control logic to perform polarity and blanking functions. Data is shifted through the shift register on the logic high-to-low transition of the clock. The HV45 shifts in the counterclockwise direction when viewed from the top of the package and the HV46 shifts in the clockwise direction. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register. The data in the shift register is latched when the latch enable pin is brought to logic high and then returned to ground. If the latch enable pin is held high, the latch becomes transparent and the shift register data is directly reflected in the outputs.

For applications requiring active pull down as well as pull up, the HV45 and HV46 can be paired with the HV55 and HV56 devices, respectively.

Electrical Characteristics[1] (over recommended operating conditions unless noted)

DC Characteristics

Symbol	Parameter		Min	Max	Units	Conditions
I_{DD}	V_{DD} supply current			-15	mA	f_{CLK} = 8 MHz F_{DATA} = 4 MHz
I_{DDQ}	Quiescent V_{DD} supply current			-100	µA	$V_{IN} = V_{SS}$ or V_{DD}
$I_{O(OFF)}$	Off state output current			-100	µA	All SWS parallel
I_{IH}	High-level logic input current			-1	µA	$V_{IH} = V_{DD}$
I_{IL}	Low-level logic input current			+1	µA	$V_{IL} = V_{SS}$
V_{OH}	High-level output data out		V_{DD} + 1.0V		V	I_{Dout} = -100µA
V_{OL}	Low-level output voltage	HV_{OUT}		-30.0	V	I_{HVout} = -60mA
		Data out		-1.0	V	I_{Dout} = -100µA
V_{OC}	HV_{OUT} clamp voltage			+1.5	V	I_{OL} = +60mA

AC Characteristics (V_{DD} = 12V, T_C = 25°C)

Symbol	Parameter	Min	Max	Units	Conditions
f_{CLK}	Clock frequency		8	MHz	
t_{WH}/t_{WL}	Clock width high or low	62		ns	
t_{SU}	Data set-up time before clock rises	50		ns	
t_H	Data hold time after clock rises	20		ns	
t_{ON}	Turn ON time, HV_{OUT} from enable		400	ns	R_L = 10K to V_{OO} MAX
t_{DHL}	Delay time clock to data high to low		100	ns	C_L = 15pF
t_{DLH}	Delay time clock to data low to high		100	ns	C_L = 15pF
t_{DLE}	Delay time clock to $\overline{LE}$ low to high	50		ns	
t_{WLE}	Width of $\overline{LE}$ pulse	50		ns	
t_{SLE}	LE set-up time before clock falls	50		ns	

Recommended Operating Conditions

Symbol	Parameter		Min	Max	Units
V_{DD}	Logic supply voltage		-10.8	-13.2	V
V_{OO}	Output off voltage	HV4530 and HV4630	+0.3	-300	V
		HV4522 and HV4622	+0.3	-220	V
V_{IH}	High-level input voltage (LOGIC "1")		V_{DD} + 2V	V_{DD}	V
V_{IL}	Low-level input voltage (LOGIC "0")		0	-2.0	V
f_{CLK}	Clock frequency			8	MHz
T_A	Operating free-air temperature	Commercial	0	70	°C
		Military Hi-Rel (RB)	-55	+125	°C

Note 1: All voltages are referenced to V_{SS}.

Input and Output Equivalent Circuits



Switching Waveforms



Functional Block Diagram



Function Table

Function	Inputs					Outputs		
	Data	CLK	$\overline{LE}$	$\overline{BL}$	$\overline{POL}$	Shift Reg 1 2...32	HV Outputs 1 2...32	Data Out *
All on	X	X	X	L	L	* *...*	H H...H	*
All off	X	X	X	L	H	* *...*	L L...L	*
Invert mode	X	X	L	H	L	* *...*	$\overline{*}$ $\overline{*...*}$	*
Load S/R	H or L	↓	L	H	H	H or L *...*	* *...*	*
Load latches	X	H or L	↑	H	H	* *...*	* *...*	*
	X	H or L	↑	H	L	* *...*	$\overline{*}$ $\overline{*...*}$	*
Transparent latch mode	L	↓	H	H	H	L *...*	L *...*	*
	H	↓	H	H	H	H *...*	H *...*	*

Notes:
H = high level = -12V, L = low level = 0V, X = irrelevant, ↓ = high-to-low transition, ↑ = low-to-high transition, -12V to V_{SS}.
* = dependent on previous stage's state before the last CLK high-to-low transition or last LE high.

Pin Configurations

HV45
44 Pin J-Lead Package

Pin	Function	Pin	Function
1	HV_{OUT} 17	23	Clock
2	HV_{OUT} 18	24	V_{SS}
3	HV_{OUT} 19	25	V_{DD}
4	HV_{OUT} 20	26	Latch Enable
5	HV_{OUT} 21	27	Data In
6	HV_{OUT} 22	28	Blanking
7	HV_{OUT} 23	29	HV_{OUT} 1
8	HV_{OUT} 24	30	HV_{OUT} 2
9	HV_{OUT} 25	31	HV_{OUT} 3
10	HV_{OUT} 26	32	HV_{OUT} 4
11	HV_{OUT} 27	33	HV_{OUT} 5
12	HV_{OUT} 28	34	HV_{OUT} 6
13	HV_{OUT} 29	35	HV_{OUT} 7
14	HV_{OUT} 30	36	HV_{OUT} 8
15	HV_{OUT} 31	37	HV_{OUT} 9
16	HV_{OUT} 32	38	HV_{OUT} 10
17	N/C	39	HV_{OUT} 11
18	Data Out	40	HV_{OUT} 12
19	N/C	41	HV_{OUT} 13
20	N/C	42	HV_{OUT} 14
21	N/C	43	HV_{OUT} 15
22	Polarity	44	HV_{OUT} 16

HV46
44 Pin J-Lead Package

Pin	Function	Pin	Function
1	HV_{OUT} 16	23	Clock
2	HV_{OUT} 15	24	V_{SS}
3	HV_{OUT} 14	25	V_{DD}
4	HV_{OUT} 13	26	Latch Enable
5	HV_{OUT} 12	27	Data In
6	HV_{OUT} 11	28	Blanking
7	HV_{OUT} 10	29	HVout 32
8	HV_{OUT} 9	30	HV_{OUT} 31
9	HV_{OUT} 8	31	HV_{OUT} 30
10	HV_{OUT} 7	32	HV_{OUT} 29
11	HV_{OUT} 6	33	HV_{OUT} 28
12	HV_{OUT} 5	34	HV_{OUT} 27
13	HV_{OUT} 4	35	HV_{OUT} 26
14	HV_{OUT} 3	36	HV_{OUT} 25
15	HV_{OUT} 2	37	HV_{OUT} 24
16	HV_{OUT} 1	38	HV_{OUT} 23
17	N/C	39	HV_{OUT} 22
18	Data Out	40	HV_{OUT} 21
19	N/C	41	HV_{OUT} 20
20	N/C	42	HV_{OUT} 19
21	N/C	43	HV_{OUT} 18
22	Polarity	44	HV_{OUT} 17

Package Outline



top view

44-pin J-Lead Package

Pin Configurations

HV45

44-Pin Plastic Gullwing (QFP) Package

Pin	Function	Pin	Function
1	HV_{OUT} 12	23	Data Out
2	HV_{OUT} 13	24	N/C
3	HV_{OUT} 14	25	N/C
4	HV_{OUT} 15	26	N/C
5	HV_{OUT} 16	27	Polarity
6	HV_{OUT} 17	28	Clock
7	HV_{OUT} 18	29	V_{SS}
8	HV_{OUT} 19	30	V_{DD}
9	HV_{OUT} 20	31	Latch Enable
10	HV_{OUT} 21	32	Data In
11	HV_{OUT} 22	33	Blanking
12	HV_{OUT} 23	34	HV_{OUT} 1
13	HV_{OUT} 24	35	HV_{OUT} 2
14	HV_{OUT} 25	36	HV_{OUT} 3
15	HV_{OUT} 26	37	HV_{OUT} 4
16	HV_{OUT} 27	38	HV_{OUT} 5
17	HV_{OUT} 28	39	HV_{OUT} 6
18	HV_{OUT} 29	40	HV_{OUT} 7
19	HV_{OUT} 30	41	HV_{OUT} 8
20	HV_{OUT} 31	42	HV_{OUT} 9
21	HV_{OUT} 32	43	HV_{OUT} 10
22	N/C	44	HV_{OUT} 11

HV46

44-Pin Plastic Gullwing (QFP) Package

Pin	Function	Pin	Function
1	HV_{OUT} 21	23	Data Out
2	HV_{OUT} 20	24	N/C
3	HV_{OUT} 19	25	N/C
4	HV_{OUT} 18	26	N/C
5	HV_{OUT} 17	27	Polarity
6	HV_{OUT} 16	28	Clock
7	HV_{OUT} 15	29	V_{SS}
8	HV_{OUT} 14	30	V_{DD}
9	HV_{OUT} 13	31	Latch Enable
10	HV_{OUT} 12	32	Data In
11	HV_{OUT} 11	33	Blanking
12	HV_{OUT} 10	34	HV_{OUT} 32
13	HV_{OUT} 9	35	HV_{OUT} 31
14	HV_{OUT} 8	36	HV_{OUT} 30
15	HV_{OUT} 7	37	HV_{OUT} 29
16	HV_{OUT} 6	38	HV_{OUT} 28
17	HV_{OUT} 5	39	HV_{OUT} 27
18	HV_{OUT} 4	40	HV_{OUT} 26
19	HV_{OUT} 3	41	HV_{OUT} 25
20	HV_{OUT} 2	42	HV_{OUT} 24
21	HV_{OUT} 1	43	HV_{OUT} 23
22	N/C	44	HV_{OUT} 22

Package Outline



top view
44-pin Quad Plastic Gullwing Package

64-Channel Serial To Parallel Converter With P-Channel Open Drain Outputs

Ordering Information

Device	Package Options	
	80-Lead Quad Plastic Gullwing	Die
HV49	HV4937PG	HV4937X

Features

- ☐ HVCMOS® Technology
- ☐ Output voltages up to -375V
- ☐ Source current minimum 0.25mA
- ☐ Shift register speed 6 MHz
- ☐ Latched outputs
- ☐ CMOS compatible inputs
- ☐ Forward and reverse shifting options

Absolute Maximum Ratings[1]

Supply voltage, V_{DD}	+0.5V to -9V
Supply voltage, V_{PP}	+0.5V to -400V
Logic input levels	+0.5V to V_{DD} -0.5V
Ground current	0.75A
Continuous total power dissipation[2]	1200mW
Operating temperature range	0°C to +85°C
Storage temperature range	-65°C to +150°C

Notes:
1. All voltages are referenced to V_{SS}.
2. For operation above 25°C ambient derate linearly by 15mW/°C up to 85°C.

General Description

The HV49 is a low voltage serial to high voltage parallel converter with open drain outputs. It has been designed especially for use as a driver for electrostatic printers.

This device consists of a 64-bit shift register, 64 latches, a latch enable (LE), and an output enable (OE). Data is shifted through the shift register on the high to low transition of the clock. When the DIR pin is set high, the HV49 shifts in the counterclockwise direction when viewed from the top of the package. When the DIR pin is set low, the HV49 shifts in the clockwise direction. A serial data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register. Operation of the shift register is not affected by the LE or the OE inputs. Transfer of data from the shift register to the latch occurs when the LE input is high. The data in the latch is stored when LE is low.

Electrical Characteristics (over recommended operating conditions unless noted)

DC Characteristics

Symbol	Parameter		Min	Typ	Max	Units	Conditions
I_{DD}	V_{DD} Supply Current				-15	mA	f_{CLK} = 6MHz, f_{DATA} = 3MHz $\overline{LE}$ = LOW
I_{DDQ}	Quiescent V_{DD} Supply Current				-250	µA	All V_{IN} = 0V
$I_{O(OFF)}$	Off State Output Current at 25°C, per Switch				-100	nA	Output high, and at -375V
I_{IH}	High-Level Logic Input Current				-10	µA	$V_{IH} = V_{DD}$
I_{IL}	Low-Level Logic Input Current				+10	µA	V_I = 0V
V_{OH}	High-Level Data Out				V_{DD} +1	V	ID_{OUT} = -100µA
V_{OL}	Low-Level Output	HV_{OUT}	-10			V	IHV_{OUT} = -0.25mA
		Data Out	-1			V	ID_{OUT} = 100µA
V_{OC}	HV_{OUT} Clamp Voltage				-3.0	V	I_{OL} = 1mA
C_{HVO}	Output Capacitance per Channel				3	pF	V_{DS} = 100V

AC Characteristics (For V_{DD} = -5V, T_A = 25°C)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
f_{CLK}	Clock Frequency			6	MHz	
t_W	Clock Width High or Low	83			ns	
t_{SU}	Data Setup Time Before Clock Falls	35			ns	
t_H	Data Hold Time After Clock Falls	15			ns	
t_{WLE}	Width of Latch Enable Pulse	83			ns	
t_{DLE}	$\overline{LE}$ Delay Time After Falling Edge of Clock	35			ns	
t_{SLE}	$\overline{LE}$ Setup Time Before Falling Edge of Clock	40			ns	
t_{DHL}	Clock Delay Time Data High to Low			160	ns	
t_{DLH}	Clock Delay Time Data Low to High			160	ns	

Recommended Operating Conditions

Symbol	Parameter	Min	Typ	Max	Units
V_{DD}	Logic supply voltage	-4.5	-5.0	-5.5	V
V_{PP}	High voltage supply	+0.3		-375	V
V_{IH}	High-level input voltage	-3.5		V_{DD}	V
V_{IL}	Low-level input voltage	0		-0.8	V
T_A	Operating free-air temperature	0		+85	°C

Note:
Power-up sequence should be the following:

1. Connect ground.
2. Apply V_{DD}.
3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
4. Apply V_{PP}.

Power-down sequence should be the reverse of the above.

Input and Output Equivalent Circuit



Switching Waveforms



Functional Block Diagram



Function Table

Function	Inputs						Outputs		
	Data	CLK	LE	OE	DIR	Shift Reg 1 2 ... 64	Latch 1 2 ... 64	HV_{OUT} 1 2 ... 64	D_{OUT}
All off	X	X	X	L	X	*...*	*...*	H...H	*
Load S/R	H or L	↓	L	L	H	H or L...Qn → Qn+1	*...*	H...H	*
	H or L	↓	L	L	L	H or L...Qn → Qn-1	*...*	H...H	*
Load Latch	H or L	↓	H	L	X	H or L...*	H or L...*	H...H	*
Output Enable Transparent Latch Mode	X	H or L	H	H	X	H or L...*	H or L...*	L or H...*	*
	H	↓	H	H	X	H...*	H...*	L ...*	*
	L	↓	H	H	X	L ...*	L...*	H...*	*

Notes:

X = Don't care

* = Dependent on previous stage's state before the last CLK : High to low transition.

↓ = -5V to V_{SS} transition

H = V_{PP} or V_{DD}

L = GND

Pin Configurations

PG Package

HV49

Pin	Function	Pin	Function
1	GND	41	N/C
2	N/C	42	N/C
3	HV_{OUT} 59/6	43	HV_{OUT} 23/42
4	HV_{OUT} 60/5	44	HV_{OUT} 24/41
5	HV_{OUT} 61/4	45	HV_{OUT} 25/40
6	HV_{OUT} 62/3	46	HV_{OUT} 26/39
7	HV_{OUT} 63/2	47	HV_{OUT} 27/38
8	HV_{OUT} 64/1	48	HV_{OUT} 28/37
9	DIR	49	HV_{OUT} 29/36
10	Data Out	50	HV_{OUT} 30/35
11	CLK	51	HV_{OUT} 31/34
12	GND	52	HV_{OUT} 32/33
13	V_{DD}	53	HV_{OUT} 33/32
14	LE	54	HV_{OUT} 34/31
15	Data In	55	HV_{OUT} 35/30
16	OE	56	HV_{OUT} 36/29
17	HV_{OUT} 1/64	57	HV_{OUT} 37/28
18	HV_{OUT} 2/63	58	HV_{OUT} 38/27
19	HV_{OUT} 3/62	59	HV_{OUT} 39/26
20	HV_{OUT} 4/61	60	HV_{OUT} 40/25
21	HV_{OUT} 5/60	61	HV_{OUT} 41/24
22	HV_{OUT} 6/59	62	HV_{OUT} 42/23
23	N/C	63	N/C
24	HV_{OUT} GND	64	N/C
25	HV_{OUT} 7/58	65	HV_{OUT} 43/22
26	HV_{OUT} 8/57	66	HV_{OUT} 44/21
27	HV_{OUT} 9/56	67	HV_{OUT} 45/20
28	HV_{OUT} 10/55	68	HV_{OUT} 46/19
29	HV_{OUT} 11/54	69	HV_{OUT} 47/18
30	HV_{OUT} 12/53	70	HV_{OUT} 48/17
31	HV_{OUT} 13/52	71	HV_{OUT} 49/16
32	HV_{OUT} 14/51	72	HV_{OUT} 50/15
33	HV_{OUT} 15/50	73	HV_{OUT} 51/14
34	HV_{OUT} 16/49	74	HV_{OUT} 52/13
35	HV_{OUT} 17/48	75	HV_{OUT} 53/12
36	HV_{OUT} 18/47	76	HV_{OUT} 54/11
37	HV_{OUT} 19/46	77	HV_{OUT} 55/10
38	HV_{OUT} 20/45	78	HV_{OUT} 56/9
39	HV_{OUT} 21/44	79	HV_{OUT} 57/8
40	HV_{OUT} 22/43	80	HV_{OUT} 58/7

Note:
Pin designation DIR = H or L
Example: For DIR = H, Pin 3 is HV_{OUT} 59
For DIR = L, Pin 3 is HV_{OUT} 6

Package Outline



top view

80-pin Gullwing Package

32-Channel Serial To Parallel Converter With Open Drain Outputs

Ordering Information

Device	Package Options				
	44 J-Lead Quad Ceramic Chip Carrier	44 J-Lead Quad Plastic Chip Carrier	44 Lead Quad Plastic Gullwing	Die	44 J-Lead Quad Ceramic Chip Carrier (MIL-STD-883 Processed*)
HV51	HV5122DJ	HV5122PJ	HV5122PG	HV5122X	RBHV5122DJ
HV52	HV5222DJ	HV5222PJ	HV5222PG	HV5222X	RBHV5222DJ

* For Hi-Rel process flows, please refer to perfer to page 5-3 in the Databook.

Features

- ☐ Processed with HVCMOS® technology
- ☐ Output voltages to 225V using a ramped supply voltage
- ☐ Sink current minimum 100mA
- ☐ Shift register speed 8MHz
- ☐ Strobe and enable inputs
- ☐ CMOS compatible inputs
- ☐ Forward and reverse shifting options
- ☐ 44-lead ceramic surface mount package
- ☐ Hi-Rel processing available

General Description

The HV51 and HV52 are low voltage serial to high voltage parallel converters with open drain outputs. These devices have been designed for use as drivers for AC electroluminescent displays. They can also be used in any application requiring multiple output high voltage current sinking capabilities such as driving inkjet and electrostatic print heads, plasma panels, vacuum fluorescent, or large matrix LCD displays.

These devices consist of a 32-bit shift register and control logic to perform the Output Enable and All-ON functions. Data is shifted through the shift register on the high to low transition of the clock. The HV51 shifts in the counterclockwise direction when viewed from the top of the package and the HV52 shifts in the clockwise direction. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register. Operation of the shift register is not affected by the OE (Output Enable) or the STR (Strobe) inputs.

The HV51 and HV52 have been designed to be used in systems which either switch off the high voltage supply before changing the state of the high voltage outputs or which limit the current through each output.

Absolute Maximum Ratings[1]

Supply voltage, V_{DD}		-0.5V to +15V
Output voltage, V_{PP}		-0.5V to +250V
Logic input levels		-0.5V to V_{DD} + 0.5V
Ground current[2]		1.5A
Continuous total power dissipation[3]	Ceramic	1500mW
	Plastic	1200mW
Operating temperature range	Commercial	-40°C to +85°C
	Military	-55 to +125°C
Storage temperature range		-65°C to +150°C
Lead temperature 1.6mm (1/16 inch) from case for 10 seconds		260°C

Notes:
1. All voltages are referenced to GND.
2. Duty cycle is limited by the total power dissipated in the package.
3. For operation above 25°C ambient, derate linearly to 70°C at 12mW/°C.

Electrical Characteristics (over recommended operating conditions unless noted)

DC Characteristics

Symbol	Parameter		Min	Typ	Max	Units	Conditions
I_{DD}	V_{DD} supply current				15	mA	f_{CLK} = 8MHz F_{DATA} = 4MHz
I_{DDQ}	Quiescent V_{DD} supply current				100	µA	All V_{IN} = 0V
$I_{O(OFF)}$	Off state output current				10	µA	All outputs high All SWS parallel
I_{IH}	High-level logic input current				1	µA	V_{IH} = 12V
I_{IL}	Low-level logic input current				-1	µA	V_{IL} = 0V
V_{OH}	High-level output data out		V_{DD} - 1.0V			V	I_{Dout} = -100µA
V_{OL}	Low-level output voltage	HV_{OUT}			15.0	V	I_{HVout} = +100mA
		Data out			1.0	V	I_{Dout} = +100µA
V_{OC}	HV_{OUT} Clamp Voltage				-1.5	V	I_{OL} = -100mA

AC Characteristics (V_{DD} = 12V, T_C = 25°C)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
f_{CLK}	Clock frequency			8	MHz	
t_W	Clock width high or low	62			ns	
t_{SU}	Data set-up time before clock falls	25			ns	
t_H	Data hold time after clock falls	10			ns	
t_{ON}	Turn ON time, HV_{OUT} from strobe			500	ns	R_L = 2KΩ to 200V
t_{DHL}	Delay time clock to data high to low			100	ns	C_L = 15pF
t_{DLH}	Delay time clock to data low to high			100	ns	C_L = 15pF

Recommended Operating Conditions

Symbol	Parameter		Min	Typ	Max	Units
V_{DD}	Logic supply voltage		10.8	12	13.2	V
V_{PP}	High voltage supply		-0.3		225	V
V_{IH}	High-level input voltage		V_{DD} - 2V		V_{DD}	V
V_{IL}	Low-level input voltage		0		2.0	V
f_{CLK}	Clock frequency				8	MHz
T_A	Operating free-air temperature	Commercial	-40		+85	°C
		Military Hi-Rel (RB)	-55		+125	°C

Input and Output Equivalent Circuits



Switching Waveforms



Functional Block Diagram



Function Table

Function	Inputs				Outputs		
	Data In	CLK	OE	Strobe	Shift Reg 1 2...32	HV Outputs 1 2...32	Data Out *
All on	X	X	X	L	* *...*	L L...L	*
All off	X	X	L	H	* *...*	H H...H	*
Load S/R	H or L	↓	L	H	H or L *...*	H H...H	
Output enable	X	H or L	H	H	H or L *...*	L or H *...*	*

Notes:
X = Don't care
* = Dependent on previous stage's state before the last CLK : High to low transition.
↓ = High to low transition
H = High level
L = Low level

Pin Configurations

HV51
44 Pin J-Lead Package

Pin	Function	Pin	Function
1	HV_{OUT} 16	23	Output Enable
2	HV_{OUT} 17	24	Clock
3	HV_{OUT} 18	25	GND
4	HV_{OUT} 19	26	V_{DD}
5	HV_{OUT} 20	27	Stobe
6	HV_{OUT} 21	28	Data In
7	HV_{OUT} 22	29	N/C
8	HV_{OUT} 23	30	HV_{OUT} 1
9	HV_{OUT} 24	31	HV_{OUT} 2
10	HV_{OUT} 25	32	HV_{OUT} 3
11	HV_{OUT} 26	33	HV_{OUT} 4
12	HV_{OUT} 27	34	HV_{OUT} 5
13	HV_{OUT} 28	35	HV_{OUT} 6
14	HV_{OUT} 29	36	HV_{OUT} 7
15	HV_{OUT} 30	37	HV_{OUT} 8
16	HV_{OUT} 31	38	HV_{OUT} 9
17	HV_{OUT} 32	39	HV_{OUT} 10
18	Data Out	40	HV_{OUT} 11
19	N/C	41	HV_{OUT} 12
20	N/C	42	HV_{OUT} 13
21	N/C	43	HV_{OUT} 14
22	NC	44	HV_{OUT} 15

HV52
44 Pin J-Lead Package

Pin	Function	Pin	Function
1	HV_{OUT} 17	23	Output Enable
2	HV_{OUT} 16	24	Clock
3	HV_{OUT} 15	25	GND
4	HV_{OUT} 14	26	V_{DD}
5	HV_{OUT} 13	27	Strobe
6	HV_{OUT} 12	28	Data In
7	HV_{OUT} 11	29	N/C
8	HV_{OUT} 10	30	HVout 32
9	HV_{OUT} 9	31	HV_{OUT} 31
10	HV_{OUT} 8	32	HV_{OUT} 30
11	HV_{OUT} 7	33	HV_{OUT} 29
12	HV_{OUT} 6	34	HV_{OUT} 28
13	HV_{OUT} 5	35	HV_{OUT} 27
14	HV_{OUT} 4	36	HV_{OUT} 26
15	HV_{OUT} 3	37	HV_{OUT} 25
16	HV_{OUT} 2	38	HV_{OUT} 24
17	HV_{OUT} 1	39	HV_{OUT} 23
18	Data Out	40	HV_{OUT} 22
19	N/C	41	HV_{OUT} 21
20	N/C	42	HV_{OUT} 20
21	N/C	43	HV_{OUT} 19
22	N/C	44	HV_{OUT} 18

Package Outline



top view

44-pin J-Lead Package

Pin Configurations

HV51
44-Pin Quad Plastic Package

Pin	Function	Pin	Function
1	HV_{OUT} 11	23	Data Out
2	HV_{OUT} 12	24	N/C
3	HV_{OUT} 13	25	N/C
4	HV_{OUT} 14	26	N/C
5	HV_{OUT} 15	27	N/C
6	HV_{OUT} 16	28	Output Enable
7	HV_{OUT} 17	29	CLK
8	HV_{OUT} 18	30	GND
9	HV_{OUT} 19	31	V_{DD}
10	HV_{OUT} 20	32	Strobe
11	HV_{OUT} 21	33	Data In
12	HV_{OUT} 22	34	N/C
13	HV_{OUT} 23	35	HV_{OUT} 1
14	HV_{OUT} 24	36	HV_{OUT} 2
15	HV_{OUT} 25	37	HV_{OUT} 3
16	HV_{OUT} 26	38	HV_{OUT} 4
17	HV_{OUT} 27	39	HV_{OUT} 5
18	HV_{OUT} 28	40	HV_{OUT} 6
19	HV_{OUT} 29	41	HV_{OUT} 7
20	HV_{OUT} 30	42	HV_{OUT} 8
21	HV_{OUT} 31	43	HV_{OUT} 9
22	HV_{OUT} 32	44	HV_{OUT} 10

HV52
44-Pin Quad Plastic Package

Pin	Function	Pin	Function
1	HV_{OUT} 22	23	Data Out
2	HV_{OUT} 21	24	N/C
3	HV_{OUT} 20	25	N/C
4	HV_{OUT} 19	26	N/C
5	HV_{OUT} 18	27	N/C
6	HV_{OUT} 17	28	Output Enable
7	HV_{OUT} 16	29	CLK
8	HV_{OUT} 15	30	GND
9	HV_{OUT} 14	31	V_{DD}
10	HV_{OUT} 13	32	Strobe
11	HV_{OUT} 12	33	Data In
12	HV_{OUT} 11	34	N/C
13	HV_{OUT} 10	35	HV_{OUT} 32
14	HV_{OUT} 9	36	HV_{OUT} 31
15	HV_{OUT} 8	37	HV_{OUT} 30
16	HV_{OUT} 7	38	HV_{OUT} 29
17	HV_{OUT} 6	39	HV_{OUT} 28
18	HV_{OUT} 5	40	HV_{OUT} 27
19	HV_{OUT} 4	41	HV_{OUT} 26
20	HV_{OUT} 3	42	HV_{OUT} 25
21	HV_{OUT} 2	43	HV_{OUT} 24
22	HV_{OUT} 1	44	HV_{OUT} 23

Package Outline



top view
44-pin Quad Plastic Gullwing Package

32-Channel Serial To Parallel Converter With High Voltage Push-Pull Outputs

Ordering Information

Device	Package Options				
	44 J-Lead Quad Ceramic Chip Carrier	44 J-Lead Quad Plastic Chip Carrier	44 Lead Quad Plastic Gullwing	Die	44 J-Lead Quad Ceramic Chip Carrier (MIL-STD-883 Processed*)
HV53	HV5308DJ	HV5308PJ	HV5308PG	HV5308X	RBHV5308DJ
HV54	HV5408DJ	HV5408PJ	HV5408PG	HV5408X	RBHV5408DJ

* For Hi-Rel process flows, please refer to perfer to page 5-3 in the Databook.

Features

- ☐ Processed with HVCMOS® technology
- ☐ Low power level shifting
- ☐ Source/sink current minimum 20mA
- ☐ Shift register speed 8MHz
- ☐ Latched data outputs
- ☐ CMOS compatible inputs
- ☐ Forward and reverse shifting options
- ☐ Diode to V_{PP} allows efficient power recovery

General Description

The HV53 and HV54 are low voltage serial to high voltage parallel converters with push-pull outputs. These devices have been designed for use as drivers for AC-electroluminescent displays. They can also be used in any application requiring multiple output high voltage current sourcing and sinking capabilities such as driving plasma panels, vacuum fluorescent, or large matrix LCD displays.

These devices consist of a 32-bit shift register, 32 latches, and control logic to enable outputs. Q1 is connected to the first stage of the shift register through the Output Enable logic. Data is shifted through the shift register on the low to high transition of the clock. The HV54 shifts in the counterclockwise direction when viewed from the top of the package and the HV53 shifts in the clockwise direction. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register (32). Operation of the shift register is not affected by the LE (latch enable) or the OE (output enable) inputs. Transfer of data from the shift register to the latch occurs when the LE input is high. The data in the latch is retained when LE is low.

Absolute Maximum Ratings[1]

Supply voltage, V_{DD}[2]		-0.5V to +16V
Supply voltage, V_{PP}		-0.5V to +90V
Logic input levels[2]		-0.5 to V_{DD} + 0.5V
Ground current[3]		1.5A
Continuous total power dissipation[4]	Ceramic	1500mW
	Plastic	1200mW
Operating temperature range	Commercial	-40°C to +85°C
	Military	-55°C to 125°C
Storage temperature range		-65°C to +150°C
Lead temperature 1.6mm (1/16 inch) from case for 10 seconds		260°C

Notes:

1. Device will survive (but operation may not be specified or guaranteed) at these extremes.
2. All voltages are referenced to GND.
3. Duty cycle is limited by the total power dissipated in the package.
4. For operation above 25°C ambient, derate linearly to 70°C at 12mW/°C.

Electrical Characteristics (V_{PP} = 60V, V_{DD} = 12V, T_A =25°C)

DC Characteristics

Symbol	Parameter	Min	Max	Units	Conditions
I_{PP}	V_{PP} Supply Current		0.5	mA	HVoutputs HIGH to LOW
I_{DDQ}	I_{DD} Supply Current (Quiescent)		100	µA	All inputs = V_{DD} or GND
I_{DD}	I_{DD} Supply Current (Operating)		15	mA	V_{DD} = V_{DD} max, f_{CLK} = 8 MHz
V_{OH} (Data)	Shift Register Output Voltage	10.5		V	I_O = 100µA
V_{OL} (Data)	Shift Register Output Voltage		1	V	I_O = 100µA
I_{IH}	Current Leakage, any input		1	µA	V_{IN} = V_{DD}
I_{IL}	Current Leakage, any input		-1	µA	V_{IN} = 0
V_{OC}	HV Output Clamp Diode Voltage		-1.5	V	I_{OL} = -100mA
V_{OH}	HV Output when Sourcing	52		V	I_{OH} = -20mA, -40 to 85°C
V_{OL}	HV Output when Sinking		8	V	I_{OL} = 20mA, -40 to 85°C
V_{OH}	HV Output when Sourcing	52		V	I_{OH} = -15mA, -55 to 125°C
V_{OL}	HV Output when Sinking		8	V	I_{OL} = 15mA, -55 to 125°C

AC Characteristics

Symbol	Parameter	Min	Max	Units	Conditions
f_{CLK}	Clock Frequency		8	MHz	
t_{WL} or t_{WH}	Clock width, HIGH or LOW	62		ns	
t_{SU}	Setup time before CLK rises	25		ns	
t_H	Hold time after CLK rises	10		ns	
t_{DLH} (Data)	Data Output Delay after L to H CLK		110	ns	C_L = 15pF
t_{DHL} (Data)	Data Output Delay after H to L CLK		110	ns	C_L = 15pF
t_{DLE}	LE Delay after L to H CLK	50		ns	
t_{WLE}	Width of LE Pulse	50		ns	
t_{SLE}	LE Setup Time before L to H CLK	50		ns	
t_{ON}	Delay from LE to HV_{OUT}, L to H		500	ns	
t_{OFF}	Delay from LE to HV_{OUT}, H to L		500	ns	

Recommended Operating Conditions

(over -40 to 85°C for commercial temperature range and -55°C to 125°C for military)

Symbol	Parameter	Min	Max	Units
V_{DD}	Logic Voltage Supply	10.8	13.2	V
V_{PP}	High Voltage Supply	8.0	80	V
V_{IH}	Input HIGH Voltage	V_{DD}-2	V_{DD}	V
V_{IL}	Input LOW Voltage	0	2	V
f_{CLK}	Clock Frequency	0	8	MHz

Note:

Power-up sequence should be the following:

1. Connect ground.
2. Apply V_{DD}.
3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
4. Apply V_{PP}.

Power-down sequence should be the reverse of the above.

Input and Output Equivalent Circuits



Switching Waveforms



Functional Block Diagram



Function Tables

Data Input	CLK*	Data Output
H	↑	H
L	↑	L
X	No ↑	No Change

* ↑ = LOW-to-HIGH level transition

Data Input	LE	OE	HV Output
X	X	L	All HV_{OUT} = LOW
X	L	H	Previous Latched Data
H	H	H	H
L	H	H	L

Pin Configuration

HV53
44 Pin J-Lead Package

Pin	Function	Pin	Function
1	HV_{OUT} 17	23	GND
2	HV_{OUT} 16	24	V_{PP}
3	HV_{OUT} 15	25	V_{DD}
4	HV_{OUT} 14	26	Latch Enable
5	HV_{OUT} 13	27	Data In
6	HV_{OUT} 12	28	Output Enable
7	HV_{OUT} 11	29	N/C
8	HV_{OUT} 10	30	HV_{OUT} 32
9	HV_{OUT} 9	31	HV_{OUT} 31
10	HV_{OUT} 8	32	HV_{OUT} 30
11	HV_{OUT} 7	33	HV_{OUT} 29
12	HV_{OUT} 6	34	HV_{OUT} 28
13	HV_{OUT} 5	35	HV_{OUT} 27
14	HV_{OUT} 4	36	HV_{OUT} 26
15	HV_{OUT} 3	37	HV_{OUT} 25
16	HV_{OUT} 2	38	HV_{OUT} 24
17	HV_{OUT} 1	39	HV_{OUT} 23
18	Data Out	40	HV_{OUT} 22
19	N/C	41	HV_{OUT} 21
20	N/C	42	HV_{OUT} 20
21	N/C	43	HV_{OUT} 19
22	Clock	44	HV_{OUT} 18

HV54
44 Pin J-Lead Package

Pin	Function	Pin	Function
1	HV_{OUT}16	23	GND
2	HV_{OUT}17	24	V_{PP}
3	HV_{OUT}18	25	V_{DD}
4	HV_{OUT}19	26	Latch Enable
5	HV_{OUT}20	27	Data In
6	HV_{OUT}21	28	Output Enable
7	HV_{OUT}22	29	N/C
8	HV_{OUT}23	30	HV_{OUT}1
9	HV_{OUT}24	31	HV_{OUT}2
10	HV_{OUT}25	32	HV_{OUT}3
11	HV_{OUT}26	33	HV_{OUT}4
12	HV_{OUT}27	34	HV_{OUT}5
13	HV_{OUT}28	35	HV_{OUT}6
14	HV_{OUT}29	36	HV_{OUT}7
15	HV_{OUT}30	37	HV_{OUT}8
16	HV_{OUT}31	38	HV_{OUT}9
17	HV_{OUT}32	39	HV_{OUT}10
18	Data Out	40	HV_{OUT}11
19	N/C	41	HV_{OUT}12
20	N/C	42	HV_{OUT}13
21	N/C	43	HV_{OUT}14
22	Clock	44	HV_{OUT}15

Package Outline



top view

44-pin J-Lead Package

Pin Configuration

HV53
44 Pin Quad Plastic Gullwing Package

Pin	Function	Pin	Function
1	HV_{OUT} 22	23	Data Out
2	HV_{OUT} 21	24	N/C
3	HV_{OUT} 20	25	N/C
4	HV_{OUT} 19	26	N/C
5	HV_{OUT} 18	27	Clock
6	HV_{OUT} 17	28	GND
7	HV_{OUT} 16	29	V_{PP}
8	HV_{OUT} 15	30	V_{DD}
9	HV_{OUT} 14	31	Latch Enable
10	HV_{OUT} 13	32	Data In
11	HV_{OUT} 12	33	Output Enable
12	HV_{OUT} 11	34	N/C
13	HV_{OUT} 10	35	HV_{OUT} 32
14	HV_{OUT} 9	36	HV_{OUT} 31
15	HV_{OUT} 8	37	HV_{OUT} 30
16	HV_{OUT} 7	38	HV_{OUT} 29
17	HV_{OUT} 6	39	HV_{OUT} 28
18	HV_{OUT} 5	40	HV_{OUT} 27
19	HV_{OUT} 4	41	HV_{OUT} 26
20	HV_{OUT} 3	42	HV_{OUT} 25
21	HV_{OUT} 2	43	HV_{OUT} 24
22	HV_{OUT} 1	44	HV_{OUT} 23

HV54
44 Pin Quad Plastic Gullwing Package

Pin	Function	Pin	Function
1	HV_{OUT}11	23	Data Out
2	HV_{OUT}12	24	N/C
3	HV_{OUT}13	25	N/C
4	HV_{OUT}14	26	N/C
5	HV_{OUT}15	27	Clock
6	HV_{OUT}16	28	GND
7	HV_{OUT}17	29	V_{PP}
8	HV_{OUT}18	30	V_{DD}
9	HV_{OUT}19	31	Latch Enable
10	HV_{OUT}20	32	Data In
11	HV_{OUT}21	33	Output Enable
12	HV_{OUT}22	34	N/C
13	HV_{OUT}23	35	HV_{OUT}1
14	HV_{OUT}24	36	HV_{OUT}2
15	HV_{OUT}25	37	HV_{OUT}3
16	HV_{OUT}26	38	HV_{OUT}4
17	HV_{OUT}27	39	HV_{OUT}5
18	HV_{OUT}28	40	HV_{OUT}6
19	HV_{OUT}29	41	HV_{OUT}7
20	HV_{OUT}30	42	HV_{OUT}8
21	HV_{OUT}31	43	HV_{OUT}9
22	HV_{OUT}32	44	HV_{OUT}10

Package Outline



top view
44-pin Quad Plastic Gullwing Package

32-Channel Serial To Parallel Converter With Open Drain Outputs

Ordering Information

Device	Recommended Operating V_{PP} max	Package Options			
		44 J-Lead Quad Ceramic Chip Carrier	44 J-Lead Quad Plastic Chip Carrier	44 Lead Quad Plastic Gullwing	Dice
HV55	300V	HV5530DJ	HV5530PJ	HV5530PG	HV5530X
	220V	HV5522DJ	HV5522PJ	HV5522PG	HV5522X
HV56	300V	HV5630DJ	HV5630PJ	HV5630PG	HV5630X
	220V	HV5622DJ	HV5622PJ	HV5622PG	HV5622X

* For Hi-Rel process flows, please refer to page 5-3 in the Databook.

Features

- ☐ Processed with HVCMOS® technology
- ☐ Sink current minimum 100mA
- ☐ Shift register speed 8MHz
- ☐ Polarity and Blanking inputs
- ☐ CMOS compatible inputs
- ☐ Forward and reverse shifting options
- ☐ Diode to V_{PP} allows efficient power recovery
- ☐ 44-lead ceramic surface mount package
- ☐ Hi-Rel processing available

General Description

The HV55 and HV56 are low-voltage serial to high-voltage parallel converters with open drain outputs. These devices have been designed for use as drivers for AC-electroluminescent displays. They can also be used in any application requiring multiple output high voltage current sinking capabilities such as driving inkjet and electrostatic print heads, plasma panels, vacuum fluorescent, or large matrix LCD displays.

These devices consist of a 32-bit shift register, 32 latches, and control logic to perform the polarity select and blanking of the outputs. Data is shifted through the shift register on the high to low transition of the clock. The HV55 shifts in the counterclockwise direction when viewed from the top of the package, and the HV56 shifts in the clockwise direction. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register. Operation of the shift register is not affected by the $\overline{LE}$ (latch enable), $\overline{BL}$ (blanking), or the $\overline{POL}$ (polarity) inputs. Transfer of data from the shift register to the latch occurs when the $\overline{LE}$ (latch enable) input is high. The data in the latch is stored when $\overline{LE}$ is low.

Absolute Maximum Ratings

Supply voltage, V_{DD}[1]		-0.5V to +15V
Output voltage, V_{PP}[1]	HV5530/HV5630	-0.5V to +315V
	HV5522/HV5622	-0.5V to +230V
Logic input levels[1]		-0.5V to V_{DD} + 0.5V
Ground current[2]		1.5A
Continuous total power dissipation[3]	Ceramic	1500mW
	Plastic	1200mW
Operating temperature range	Ceramic	-40°C to +85°C
	Plastic	0°C to +70°C
Storage temperature range		-65°C to +150°C
Lead temperature 1.6mm (1/16 inch) from case for 10 seconds		260°C

Notes:
1. All voltages are referenced to V_{SS}.
2. Duty cycle is limited by the total power dissipated in the package.
3. For operation above 25°C ambient, derate linearly to 70°C at 12mW/°C.

Electrical Characteristics (over recommended operating conditions unless noted)

DC Characteristics

Symbol	Parameter		Min	Max	Units	Conditions
I_{DD}	V_{DD} supply current			15	mA	f_{CLK} = 8MHz F_{DATA} = 4MHz
I_{DDQ}	Quiescent V_{DD} supply current			100	µA	V_{IN} = 0V
$I_{O(OFF)}$	Off state output current			10	µA	All outputs high All SWS parallel
I_{IH}	High-level logic input current			1	µA	$V_{IH} = V_{DD}$
I_{IL}	Low-level logic input current			-1	µA	V_{IL} = 0V
V_{OH}	High-level output data out		V_{DD} - 1.0V		V	I_{Dout} = -100µA
V_{OL}	Low-level output voltage	HV_{OUT}		15.0	V	I_{HVout} = +100mA
		Data out		1.0	V	I_{Dout} = +100µA
V_{OC}	HV_{OUT} clamp voltage			-1.5	V	I_{OL} = -100mA

AC Characteristics (V_{DD} = 12V, T_C = 25°C)

Symbol	Parameter	Min	Max	Units	Conditions
f_{CLK}	Clock frequency		8	MHz	
t_W	Clock width high or low	62		ns	
t_{SU}	Data set-up time before clock falls	25		ns	
t_H	Data hold time after clock falls	10		ns	
t_{ON}	Turn on time, HV_{OUT} from enable		500	ns	R_L = 2KΩ to V_{PP} MAX
t_{DHL}	Delay time clock to data high to low		100	ns	C_L = 15pF
t_{DLH}	Delay time clock to data low to high		100	ns	C_L = 15pF
t_{DLE}	Delay time clock to LE low to high	50		ns	
t_{WLE}	Width of LE pulse	50		ns	
t_{SLE}	LE set-up time before clock falls	50		ns	

Recommended Operating Conditions

Symbol	Parameter		Min	Max	Units
V_{DD}	Logic supply voltage		10.8	13.2	V
V_{PP}	High voltage supply	HV5530 and HV5630	-0.3	+300	V
		HV5522 and HV5622	-0.3	+220	V
V_{IH}	High-level input voltage		V_{DD} - 2V	V_{DD}	V
V_{IL}	Low-level input voltage		0	2.0	V
f_{CLK}	Clock frequency			8	MHz
T_A	Operating free-air temperature	Commercial	0	+70	°C
		Military Hi-Rel (RB)	-55	+125	°C

Input and Output Equivalent Circuits



Switching Waveforms



Functional Block Diagram



Function Table

Function	Inputs					Outputs		
	Data	CLK	$\overline{LE}$	$\overline{BL}$	$\overline{POL}$	Shift Reg 1 2...32	HV Outputs 1 2...32	Data Out *
All on	X	X	X	L	L	* *...*	On On...On	*
All off	X	X	X	L	H	* *...*	Off Off...Off	*
Invert mode	X	X	L	H	L	* *...*	$\overline{*}$ $\overline{*...*}$	*
Load S/R	H or L	↓	L	H	H	H or L *...*	* *...*	*
Load Latches	X	H or L	↑	H	H	* *...*	* *...*	*
	X	H or L	↑	H	L	* *...*	$\overline{*}$ $\overline{*...*}$	*
Transparent Latch mode	L	↓	H	H	H	L *...*	Off *...*	*
	H	↓	H	H	H	H *...*	On *...*	*

Notes:
H = high level, L = low level, X = irrelevant, ↓ = high-to-low transition, ↑ = low-to-high transistion.
* = dependent on previous stage's state before the last CLK ↓ or last LE high.

Pin Configurations

HV55
44 Pin J-Lead Package

Pin	Function	Pin	Function
1	HV_{OUT} 16	23	Clock
2	HV_{OUT} 17	24	V_{SS}
3	HV_{OUT} 18	25	V_{DD}
4	HV_{OUT} 19	26	Latch Enable
5	HV_{OUT} 20	27	Data In
6	HV_{OUT} 21	28	Blanking
7	HV_{OUT} 22	29	N/C
8	HV_{OUT} 23	30	HV_{OUT} 1
9	HV_{OUT} 24	31	HV_{OUT} 2
10	HV_{OUT} 25	32	HV_{OUT} 3
11	HV_{OUT} 26	33	HV_{OUT} 4
12	HV_{OUT} 27	34	HV_{OUT} 5
13	HV_{OUT} 28	35	HV_{OUT} 6
14	HV_{OUT} 29	36	HV_{OUT} 7
15	HV_{OUT} 30	37	HV_{OUT} 8
16	HV_{OUT} 31	38	HV_{OUT} 9
17	HV_{OUT} 32	39	HV_{OUT} 10
18	Data Out	40	HV_{OUT} 11
19	N/C	41	HV_{OUT} 12
20	N/C	42	HV_{OUT} 13
21	N/C	43	HV_{OUT} 14
22	Polarity	44	HV_{OUT} 15

HV56
44 Pin J-Lead Package

Pin	Function	Pin	Function
1	HV_{OUT} 17	23	Clock
2	HV_{OUT} 16	24	V_{SS}
3	HV_{OUT} 15	25	V_{DD}
4	HV_{OUT} 14	26	Latch Enable
5	HV_{OUT} 13	27	Data In
6	HV_{OUT} 12	28	Blanking
7	HV_{OUT} 11	29	N/C
8	HV_{OUT} 10	30	HV_{OUT} 32
9	HV_{OUT} 9	31	HV_{OUT} 31
10	HV_{OUT} 8	32	HV_{OUT} 30
11	HV_{OUT} 7	33	HV_{OUT} 29
12	HV_{OUT} 6	34	HV_{OUT} 28
13	HV_{OUT} 5	35	HV_{OUT} 27
14	HV_{OUT} 4	36	HV_{OUT} 26
15	HV_{OUT} 3	37	HV_{OUT} 25
16	HV_{OUT} 2	38	HV_{OUT} 24
17	HV_{OUT} 1	39	HV_{OUT} 23
18	Data Out	40	HV_{OUT} 22
19	N/C	41	HV_{OUT} 21
20	N/C	42	HV_{OUT} 20
21	N/C	43	HV_{OUT} 19
22	Polarity	44	HV_{OUT} 18

Package Outline



top view
44-pin J-Lead Package

Pin Configurations

HV55

44-Pin Quad Plastic Gullwing Package

Pin	Function	Pin	Function
1	HV_{OUT} 11	23	Data Out
2	HV_{OUT} 12	24	N/C
3	HV_{OUT} 13	25	N/C
4	HV_{OUT} 14	26	N/C
5	HV_{OUT} 15	27	Polarity
6	HV_{OUT} 16	28	Clock
7	HV_{OUT} 17	29	V_{SS}
8	HV_{OUT} 18	30	V_{DD}
9	HV_{OUT} 19	31	Latch Enable
10	HV_{OUT} 20	32	Data In
11	HV_{OUT} 21	33	Blanking
12	HV_{OUT} 22	34	N/C
13	HV_{OUT} 23	35	HV_{OUT} 1
14	HV_{OUT} 24	36	HV_{OUT} 2
15	HV_{OUT} 25	37	HV_{OUT} 3
16	HV_{OUT} 26	38	HV_{OUT} 4
17	HV_{OUT} 27	39	HV_{OUT} 5
18	HV_{OUT} 28	40	HV_{OUT} 6
19	HV_{OUT} 29	41	HV_{OUT} 7
20	HV_{OUT} 30	42	HV_{OUT} 8
21	HV_{OUT} 31	43	HV_{OUT} 9
22	HV_{OUT} 32	44	HV_{OUT} 10

HV56

44-Pin Quad Plastic Gullwing Package

Pin	Function	Pin	Function
1	HV_{OUT} 22	23	Data Out
2	HV_{OUT} 21	24	N/C
3	HV_{OUT} 20	25	N/C
4	HV_{OUT} 19	26	N/C
5	HV_{OUT} 18	27	Polarity
6	HV_{OUT} 17	28	Clock
7	HV_{OUT} 16	29	V_{SS}
8	HV_{OUT} 15	30	V_{DD}
9	HV_{OUT} 14	31	Latch Enable
10	HV_{OUT} 13	32	Data In
11	HV_{OUT} 12	33	Blanking
12	HV_{OUT} 11	34	N/C
13	HV_{OUT} 10	35	HV_{OUT} 32
14	HV_{OUT} 9	36	HV_{OUT} 31
15	HV_{OUT} 8	37	HV_{OUT} 30
16	HV_{OUT} 7	38	HV_{OUT} 29
17	HV_{OUT} 6	39	HV_{OUT} 28
18	HV_{OUT} 5	40	HV_{OUT} 27
19	HV_{OUT} 4	41	HV_{OUT} 26
20	HV_{OUT} 3	42	HV_{OUT} 25
21	HV_{OUT} 2	43	HV_{OUT} 24
22	HV_{OUT} 1	44	HV_{OUT} 23

Package Outline



top view
44-pin Quad Plastic Gullwing Package

32-Channel Serial To Parallel Converter With Push-Pull Outputs

Ordering Information

Device	Package Options			
	44 J-Lead Quad Ceramic Chip Carrier	44 J-Lead Quad Plastic Chip Carrier	Die in waffle pack	44 J-Lead Quad Ceramic Chip Carrier (MIL-STD-883 Processed*)
HV57	HV5708DJ	HV5708PJ	HV5708X	RBHV5708DJ
HV58	HV5808DJ	HV5808PJ	HV5808X	RBHV5808DJ

* For Hi-Rel process flows, refer to page 5-3 of the Databook.

Features

- ☐ Processed with HVCMOS® technology
- ☐ Output voltages up to 80V
- ☐ Low power level shifting
- ☐ Source/sink current minimum 20mA
- ☐ Shift register speed 8MHz
- ☐ Latched data outputs
- ☐ Forward and reverse shifting options
- ☐ Diode to V_{PP} allows efficient power recovery
- ☐ CMOS compatible inputs

General Description

The HV57 and HV58 are low-voltage serial to high-voltage parallel converters with push-pull outputs. These devices have been designed for use as drivers for AC-electroluminescent displays. They can also be used in any application requiring multiple output high-voltage current sourcing and sinking capabilities such as driving plasma panels, vacuum fluorescent displays, or large matrix LCD displays. The inputs are fully CMOS compatible.

These devices consist of a 32-bit shift register, 32 latches, and control logic to perform the polarity select and blanking of the outputs. $HV_{OUT}1$ is connected to the first stage of the shift register through the polarity and blanking logic. Data is shifted through the shift register on the logic low to high transition of the clock. The HV57 shifts data in the clockwise direction when viewed from the top of the package and the HV58 shifts in the counter-clockwise direction. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register ($HV_{OUT}32$). Operation of the shift register is not affected by the $\overline{LE}$ (latch enable), $\overline{BL}$ (blanking), or the $\overline{POL}$ (polarity) inputs. Transfer of data from the shift register to the latch occurs when the $\overline{LE}$ (latch enable) input is high. The data in the latch is stored when $\overline{LE}$ is low.

Absolute Maximum Ratings[1]

Supply voltage, V_{DD}[2]		-0.5V to +15V
Output voltage, V_{PP}[2]		-0.5V to +80V
Logic input levels[2]		-0.5V to V_{DD} +0.5V
Ground current[3]		1.5A
Continuous total power dissipation[4]	Ceramic	1500mW
	Plastic	1200mW
Operating temperature range	Commercial	-40°C to +85°C
	Military	-55°C to +125°C
Storage temperature range		-65°C to +150°C
Lead temperature 1.6mm (1/16 inch) from case for 10 seconds		260°C

Notes:
1. Device will survive (but operation may not be specified or guaranteed) at these extremes.
2. All voltages are referenced to GND.
3. Duty cycle is limited by the total power dissipated in the package.
4. For operation above 25°C ambient, derate linearly to 70°C at 12mW/°C.

Electrical Characteristics (over recommended operating conditions unless noted)

DC Characteristics

Symbol	Parameter		Min	Max	Units	Conditions
I_{DD}	V_{DD} supply current			15	mA	$V_{DD} = V_{DD}$ max f_{CLK} = 8MHz
I_{PP}	High voltage supply current			0.5	mA	Outputs high
				0.5	mA	Outputs low
I_{DDQ}	Quiescent V_{DD} supply current			100	µA	All $V_{IN} = V_{SS}$ or V_{DD}
V_{OH}	High-level output	HV_{OUT}	52		V	I_O= -20mA(-15mA*)
		Data out	V_{DD} -1		V	I_O= -100µA
V_{OL}	Low-level output	HV_{OUT}		8	V	I_O= 20mA(15mA*)
		Data out		1	V	I_O= 100µA
I_{IH}	High-level logic input current			1	µA	$V_{IH} = V_{DD}$
I_{IL}	Low-level logic input current			-1	µA	V_{IL} = 0V

* Over Military temperature range

AC Characteristics (V_{DD} = 12V, T_C = 25°C)

Symbol	Parameter	Min	Max	Units	Conditions
f_{CLK}	Clock frequency		8	MHz	
t_W	Clock width high or low	62		ns	
t_{SU}	Data set-up time before clock rises	25		ns	
t_H	Data hold time after clock rises	10		ns	
t_{ON}, t_{OFF}	Time from latch enable to HV_{OUT}		500	ns	
t_{DHL}	Delay time clock to data high to low		100	ns	C_L = 15pF
t_{DLH}	Delay time clock to data low to high		100	ns	C_L = 15pF
t_{DLE}	Delay time clock to $\overline{LE}$ low to high	50		ns	
t_{WLE}	Width of $\overline{LE}$ pulse	50		ns	
t_{SLE}	$\overline{LE}$ set-up time before clock rises	50		ns	

Recommended Operating Conditions

Symbol	Parameter		Min	Max	Units
V_{DD}	Logic supply voltage		10.8	13.2	V
V_{PP}	Output high voltage		8.0	75	V
V_{IH}	High-level input voltage		V_{DD} - 2V	V_{DD}	V
V_{IL}	Low-level input voltage		0	2.0	V
f_{CLK}	Clock frequency			8.0	MHz
T_A	Operating free-air temperature	Commercial	-40	+85	°C
		Military Hi-Rel (RB)	-55	+125	°C

Note:

Power-up sequence should be the following:

1. Connect ground.
2. Apply V_{DD}.
3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
4. Apply V_{PP}.

Power-down sequence should be the reverse of the above.

Input and Output Equivalent Circuits



Switching Waveforms



Functional Block Diagram



Function Table

Function	Inputs					Outputs		
	Data	CLK	$\overline{LE}$	$\overline{BL}$	$\overline{POL}$	Shift Reg 1 2...32	HV Outputs 1 2...32	Data Out *
All on	X	X	X	L	L	* *...*	H H...H	*
All off	X	X	X	L	H	* *...*	L L...L	*
Invert mode	X	X	L	H	L	* *...*	$\overline{*}$ $\overline{*...*}$	*
Load S/R	H or L	↑	L	H	H	H or L *...*	* *...*	*
Load latches	X	H or L	↑	H	H	* *...*	* *...*	*
	X	H or L	↑	H	L	* *...*	$\overline{*}$ $\overline{*...*}$	*
Transparent latch mode	L	↑	H	H	H	L *...*	L *...*	*
	H	↑	H	H	H	H *...*	H *...*	*

Notes:
H = high level, L = low level, X = irrelevant, ↑ = low-to-high transition.
* = dependent on previous stage's state before the last CLK or last $\overline{LE}$ high,

Pin Configurations

HV57
44 Pin J-Lead Package

Pin	Function	Pin	Function
1	HV_{OUT} 17	23	GND
2	HV_{OUT} 16	24	V_{PP}
3	HV_{OUT} 15	25	V_{DD}
4	HV_{OUT} 14	26	$\overline{\text{Latch Enable}}$
5	HV_{OUT} 13	27	$\overline{\text{Data In}}$
6	HV_{OUT} 12	28	$\overline{\text{Blanking}}$
7	HV_{OUT} 11	29	N/C
8	HV_{OUT} 10	30	HV_{OUT} 32
9	HV_{OUT} 9	31	HV_{OUT} 31
10	HV_{OUT} 8	32	HV_{OUT} 30
11	HV_{OUT} 7	33	HV_{OUT} 29
12	HV_{OUT} 6	34	HV_{OUT} 28
13	HV_{OUT} 5	35	HV_{OUT} 27
14	HV_{OUT} 4	36	HV_{OUT} 26
15	HV_{OUT} 3	37	HV_{OUT} 25
16	HV_{OUT} 2	38	HV_{OUT} 24
17	HV_{OUT} 1	39	HV_{OUT} 23
18	Data Out	40	HV_{OUT} 22
19	N/C	41	HV_{OUT} 21
20	$\overline{\text{N/C}}$	42	HV_{OUT} 20
21	Polarity	43	HV_{OUT} 19
22	Clock	44	HV_{OUT} 18

HV58
44 Pin J-Lead Package

Pin	Function	Pin	Function
1	HV_{OUT} 16	23	GND
2	HV_{OUT} 17	24	V_{PP}
3	HV_{OUT} 18	25	V_{DD}
4	HV_{OUT} 19	26	$\overline{\text{Latch Enable}}$
5	HV_{OUT} 20	27	$\overline{\text{Data In}}$
6	HV_{OUT} 21	28	$\overline{\text{Blanking}}$
7	HV_{OUT} 22	29	N/C
8	HV_{OUT} 23	30	HV_{OUT} 1
9	HV_{OUT} 24	31	HV_{OUT} 2
10	HV_{OUT} 25	32	HV_{OUT} 3
11	HV_{OUT} 26	33	HV_{OUT} 4
12	HV_{OUT} 27	34	HV_{OUT} 5
13	HV_{OUT} 28	35	HV_{OUT} 6
14	HV_{OUT} 29	36	HV_{OUT} 7
15	HV_{OUT} 30	37	HV_{OUT} 8
16	HV_{OUT} 31	38	HV_{OUT} 9
17	HV_{OUT} 32	39	HV_{OUT} 10
18	Data Out	40	HVout 11
19	N/C	41	HVout 12
20	$\overline{\text{N/C}}$	42	HVout 13
21	$\overline{\text{Polarity}}$	43	HVout 14
22	Clock	44	HVout 15

Package Outline



top view

44-pin J-Lead Package

Supertex inc.

Preliminary

300V, 64-Channel Serial to Parallel Converter with High Voltage Push-Pull Outputs

Ordering Information

Device	Recommended Operating V_{PP} Max	Package Options		
		80-Lead Quad Cerpak Gullwing	80-Lead Quad Plastic Gullwing	Die
HV505	300V	HV50530DG	HV50530PG	HV50530X

Features

- ☐ HVCMOS® technology
- ☐ Operating output voltage of 300V
- ☐ Low power level shifting from 5V to 300V
- ☐ Shift register speed 8MHz @ V_{DD} = 5V
- ☐ 64 latched data outputs
- ☐ Output polarity and blanking
- ☐ CMOS compatible inputs
- ☐ Forward and reverse shifting options

Absolute Maximum Ratings[1]

Supply voltage, V_{DD}		-0.5V to +6V
Supply voltage, V_{PP}		V_{DD} to 315V
Logic input levels		-0.5V to V_{DD} +0.5V
Ground current[3]		1.5A
High voltage supply current[2]		1.3A
Continuous total power dissipation[3]	Ceramic	1900mW
	Plastic	1200mW
Operating temperature range	Ceramic	-40°C to +85°C
	Plastic	0°C to +70°C
Storage temperature range		-65°C to +150°C

Notes:
1. All voltages are referenced to GND.
2. Connection to all power and ground pads is required. Duty cycle is limited by the total power dissipated in the package.
3. For operation above 25°C ambient derate linearly to 85°C at 15mW/°C.

General Description

The HV505 is a low voltage serial to high voltage parallel converter with 64 high voltage push-pull outputs. This device has been designed for use as a printer driver for electrostatic applications. It can also be used in any application requiring multiple high voltage outputs, low current sourcing and sinking capabilities.

The device consists of a 64-bit shift register, 64 latches, and control logic to perform the polarity select and blanking of the outputs. A DIR pin controls the direction of data shift through the device. With DIR grounded, D_{IOA} is Data In and D_{IOB} is Data Out; data is shifted from $HV_{OUT}64$ to $HV_{OUT}1$. When DIR is at logic high, D_{IOB} is Data In and D_{IOA} is Data Out: data is then shifted from $HV_{OUT}1$ to $HV_{OUT}64$. Data is shifted through the shift register on the low to high transition of the clock. Data output buffers are provided for cascading devices. Operation of the shift register is not affected by the $\overline{LE}$, $\overline{BL}$, or the $\overline{POL}$ inputs. Transfer of data from the shift register to the latch occurs when the $\overline{LE}$ is high. The data in the latch is stored during $\overline{LE}$ transition from high to low.

Electrical Characteristics (for V_{DD} = 5V, V_{PP} = 300V, T_A = 25°C)

DC Characteristics

Symbol	Parameter		Min	Typ	Max	Units	Conditions
I_{DD}	V_{DD} supply current				15	mA	f_{CLK} = 8MHz, f_{DATA} = 4MHz $\overline{LE}$ = LOW
I_{DDQ}	Quiescent V_{DD} supply current				200	µA	All V_{IN} = 0V or V_{DD}
I_{PP}	High voltage supply current				0.50	mA	V_{PP} = 300V All outputs high
					0.50	mA	V_{PP} = 300V All outputs low
I_{IH}	High-level logic input current				10	µA	V_{IH} = V_{DD}
I_{IL}	Low-level logic input current				-10	µA	V_{IL} = 0V
V_{OH}	High-level output	HV_{OUT}	275			V	V_{PP} = 300V, IHV_{OUT} = -1mA
		Data out	V_{DD} -1V			V	ID_{OUT} = -100µA
V_{OL}	Low-level output	HV_{OUT}			25	V	V_{DD} = 5V, IHV_{OUT} = 1mA
		Data out			1.0	V	ID_{OUT} = 100µA
V_{OC}	HV_{OUT} clamp voltage				V_{PP} +1.5	V	I_{OL} = 1mA
					-1.5	V	I_{OL} = -1mA

AC Characteristics[1] (For V_{DD} = 5V, V_{PP} = 300V, T_A = 25°C)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
f_{CLK}	Clock frequency			8	MHz	
t_W	Clock width high and low	62			ns	
t_{SU}	Data setup time before clock rises	35			ns	
t_H	Data hold time after clock rises	30			ns	
t_{WLE}	Width of latch enable pulse	80			ns	
t_{DLE}	$\overline{LE}$ delay time after rising edge of clock	35			ns	
t_{SLE}	$\overline{LE}$ setup time before rising edge of clock	40			ns	
t_{ON}, t_{OFF}	Time from latch enable to HV_{OUT}			1.5	µs	C_L = 20pF
t_{DHL}	Delay time clock to data out high to low			125	ns	C_L = 20pF
t_{DLH}	Delay time clock to data out low to high			125	ns	C_L = 20pF
t_r, t_f	All logic inputs			5	ns	

Notes:
1. Shift register speed can be as low as DC as long as Data Set-up and Hold Time meet the spec.

i2

Recommended Operating Conditions

Symbol	Parameter	Min	Typ	Max	Units
V_{DD}	Logic supply voltage	4.5	5.0	5.5	V
V_{PP}	High voltage supply	60		300	V
V_{IH}	High-level input voltage	V_{DD} -0.9		V_{DD}	V
V_{IL}	Low-level input voltage	0		0.9	V
T_A	Operating free-air temperature	0		+70	°C

Notes:
Power-up sequence should be the following:
1. Connect ground.
2. Apply V_{DD}.
3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
4. Apply V_{PP}.

Power-down sequence should be the reverse of the above.

Input and Output Equivalent Circuits



Switching Waveforms



Functional Block Diagram



Function Table

Function	Inputs						Outputs		
	Data	CLK	$\overline{LE}$	$\overline{BL}$	$\overline{POL}$	DIR	Shift Reg 1 2...64	HV Outputs 1 2...64	Data Out *
All on	X	X	X	L	L	X	* *...*	H H...H	*
All off	X	X	X	L	H	X	* *...*	L L...L	*
Invert mode	X	X	L	H	L	X	* *...*	$\overline{*}$ $\overline{*...*}$	*
Load S/R	H or L	↑	L	H	H	X	H or L *...*	* *...*	*
Store data in latches	X	X	↓	H	H	X	* *...*	* *...*	*
	X	X	↓	H	L	X	* *...*	$\overline{*}$ $\overline{*...*}$	*
Transparent latch mode	L	↑	H	H	H	X	L *...*	L *...*	*
	H	↑	H	H	H	X	H *...*	H *...*	*
I/O relation	D_{IOA}	↑	X	X	X	L	$Q_n \rightarrow Q_{n-1}$	—	D_{IOB}
	D_{IOB}	↑	X	X	X	H	$Q_n \rightarrow Q_{n+1}$	—	D_{IOA}

Notes:
H = high level, L = low level, X = irrelevant, ↑ = low-to-high transition, ↓ = high-to-low transition.
* = dependent on previous stage's state before the last CLK or last $\overline{LE}$ high.

Pin Configurations

HV505
80 Pin Gullwing Package

Pin	Function	Pin	Function
1	HV_{OUT} 41/24	41	HV_{OUT} 1/64
2	HV_{OUT} 42/23	42	HV_{OUT} 2/63
3	HV_{OUT} 43/22	43	HV_{OUT} 3/62
4	HV_{OUT} 44/21	44	HV_{OUT} 4/61
5	HV_{OUT} 45/20	45	HV_{OUT} 5/60
6	HV_{OUT} 46/19	46	HV_{OUT} 6/59
7	HV_{OUT} 47/18	47	HV_{OUT} 7/58
8	HV_{OUT} 48/17	48	HV_{OUT} 8/57
9	HV_{OUT} 49/16	49	HV_{OUT} 9/56
10	HV_{OUT} 50/15	50	HV_{OUT} 10/55
11	HV_{OUT} 51/14	51	HV_{OUT} 11/54
12	HV_{OUT} 52/13	52	HV_{OUT} 12/53
13	HV_{OUT} 53/12	53	HV_{OUT} 13/52
14	HV_{OUT} 54/11	54	HV_{OUT} 14/51
15	HV_{OUT} 55/10	55	HV_{OUT} 15/50
16	HV_{OUT} 56/9	56	HV_{OUT} 16/49
17	HV_{OUT} 57/8	57	HV_{OUT} 17/48
18	HV_{OUT} 58/7	58	HV_{OUT} 18/47
19	HV_{OUT} 59/6	59	HV_{OUT} 19/46
20	HV_{OUT} 60/5	60	HV_{OUT} 20/45
21	HV_{OUT} 61/4	61	HV_{OUT} 21/44
22	HV_{OUT} 62/3	62	HV_{OUT} 22/43
23	HV_{OUT} 63/2	63	HV_{OUT} 23/42
24	HV_{OUT} 64/1	64	HV_{OUT} 24/41
25	V_{PP}	65	HV_{OUT} 25/40
26	D_{IOA}	66	HV_{OUT} 26/39
27	N/C	67	HV_{OUT} 27/38
28	N/C	68	HV_{OUT} 28/37
29	$\overline{BL}$	69	HV_{OUT} 29/36
30	$\overline{POL}$	70	HV_{OUT} 30/35
31	V_{DD}	71	HV_{OUT} 31/34
32	DIR	72	HV_{OUT} 32/33
33	LGND	73	HV_{OUT} 33/32
34	HVGND	74	HV_{OUT} 34/31
35	N/C	75	HV_{OUT} 35/30
36	N/C	76	HV_{OUT} 36/29
37	CLK	77	HV_{OUT} 37/28
38	$\overline{LE}$	78	HV_{OUT} 38/27
39	D_{IOB}	79	HV_{OUT} 39/26
40	V_{PP}	80	HV_{OUT} 40/25

Note:
Pin designation for DIR = H/L
Example: for DIR = H, Pin 1 is HV_{OUT}41
for DIR = L, Pin 1 is HV_{OUT}24

Package Outline



top view

80-pin Gullwing Package

32-Channel Vacuum-Fluorescent Display Driver

Ordering Information

Device	Package Options	
	40 Pin Dual-In-Line	44 Pin J-lead
HV518	HV518P	HV518PJ

Features

- ☐ 32 output lines
- ☐ 90V output swing
- ☐ Active pull-down
- ☐ Latches on all outputs
- ☐ Up to 6MHz @ V_{DD} = 5V
- ☐ -40°C to +85°C operation

General Description

The HV518 is designed for vacuum fluorescent or DC plasma applications, where it can serve as a segment, digit or matrix display driver. Each device has 32 outputs, 32 latches and a 32 bit cascadable shift register.

Serial data enters the shift register on the LOW-to-HIGH transition of the clock input. With latch enable (LE) HIGH, parallel data is transferred to the output buffers through a 32-bit latch. When LE is low the data is stored in the latch. When STROBE is LOW, all outputs are enabled; if STROBE is HIGH, all outputs are LOW.

Absolute Maximum Ratings

Supply voltage, V_{DD} [1]		-0.5V to +6.0V
Supply voltage, V_{PP} [1]		-0.5V to +90V
Logic input levels[1]		-0.5V to V_{DD} +0.5V
Continuous total power dissipation [2,3]	Plastic	1200mW
Operating temperature range		-40°C to +85°C
Storage temperature range		-65°C to +150°C
Lead temperature 1.6mm(1/16 inch) from case for 10 seconds		260°C

Notes:
1. All voltages referenced to GND.
2. Duty cycle is limited by the total power dissipated in the package.
3. For operation above 25°C ambient, derate linearly at 13.2mW/°C for the dual-in-line package and 13.6mW/°C for the flat package.

Electrical Characteristics

(over recommended ranges of operating free-air temperature and V_{DD}. Unless otherwise noted, V_{PP} = 80V)

Symbol	Parameter		Min	Typ	Max	Units	Conditions
I_{DD}	Supply current				10	mA	V_{DD} = 5V, f_{CH} = 6.0 MHz
I_{DDQ}	Quiescent supply current				0.5	mA	V_{DD} = 5.5V, V_{IN} = 0V
I_{PP}	Supply current				12	mA	Output high, T_A = -40°C
				7	10	mA	Output high, T_A = 0 to +85°C
					500	µA	Outputs low
V_{OH}	High-level output voltage	HVoutput	70.0			V	I_{OH}= -25mA
		Serial output	4.5	4.9	5	V	V_{DD} = 5V, I_{OH} = -20µA
V_{OL}	Low-level output	HVoutput			5	V	I_{OL}= 1mA
		Serial output		0.06	0.8	V	I_{OL} =20µA
I_{IH}	High-level logic input current			0.1	1	µA	V_{IH} = V_{DD}
I_{IL}	Low-level logic input current			-0.1	-1	µA	V_{IL} = 0V

Note: The total number of ON outputs times the duty cycle must not exceed the allowable package power disspation.

Switching Characteristics (V_{PP} = 80V, C_L = 50 pF, T_A = 25°C, unless otherwise noted)

Symbol	Parameter			Min	Max	Unit	Conditions
t_d	Delay time, Clock to data output		V_{DD} = 4.5V		600	ns	C_L =15 pF See Figure 4
t_{DHL}	Delay time, high-to-low-level,	from latch enable	V_{DD} = 4.5V		1.5	µs	See Figure 5
	HVoutput	from strobe			1		See Figure 6
t_{DLH}	Delay time, low-to-high-level	from latch enable	V_{DD} = 4.5V		1.5	µs	See Figure 5
	HVoutput	from strobe			1		See Figure 6
t_{THL}	Transition time, high-to-low-level, HVoutput		V_{DD} = 4.5V		3	µs	See Figure 6
t_{TLH}	Transition time, low-to-high-level, HVoutput		V_{DD} = 4.5V		2.5	µs	See Figure 6

Recommended Operating Conditions (T_A = 25°C, unless otherwise noted)

Symbol	Parameter		Min	Max	Units
V_{DD}	Logic voltage supply		4.5	5.5	V
V_{PP}	High voltage supply		8	80	V
V_{IH}	High-level input voltage (See Fig.3.)	V_{DD} = 4.5V	3.5		V
V_{IL}	Low-level input voltage (See Fig. 3.)	V_{DD} = 4.5V		1	V
I_{OH}	High-level output current		-25		mA
I_{OL}	Low-level output current			2	mA
f_{CLK}	Clock frequency (see Figure 3)	V_{DD} = 4.5V		6.0	MHz
$t_{w(CKH)}$	Pulse duration , clock high	V_{DD} = 4.5V	83		ns
$t_{w(CKL)}$	Pulse duration , clock low	V_{DD} = 4.5V	83		ns
t_{su}	Setup time, data before clock	V_{DD} = 4.5V	75		ns
t_h	Hold time, data after clock	V_{DD} = 4.5V	75		ns
T_A	Operating free-air temperature		-40	85	°C

Note:

Power-up sequence should be the following:

1. Connect ground.
2. Apply V_{DD}.
3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
4. Apply V_{PP}.

Power-down sequence should be the reverse of the above.

Input and Output Equivalent Circuits



Parameter Measurement Information



Figure 3: Input Timing Voltage Waveforms



Figure 5



Figure 4



Figure 6: Switching-Time Voltage Waveforms

Note: For testing purposes, all input pulses have maximum rise and fall times of 30 nsec.

Logic Diagram



Truth Tables

Input

Data In	CLK	Data Out
H	↓	H
L	↓	L
X	No Change	*

* Previous state

Output

Data In	LE	STB	HV Outputs
X	X	H	All Low
H	H	L	High
L	H	L	Low
X	L	L	*

* Previous state

Typical Operating Sequence



Pin Configurations

40 Pin Dual-In-Line Package

Pin	Function	Pin	Function
1	V_{PP}	21	Clock
2	Serial Out	22	LE
3	HV_{OUT} 32	23	HV_{OUT} 16
4	HV_{OUT} 31	24	HV_{OUT} 15
5	HV_{OUT} 30	25	HV_{OUT} 14
6	HV_{OUT} 29	26	HV_{OUT} 13
7	HV_{OUT} 28	27	HV_{OUT} 12
8	HV_{OUT} 27	28	HV_{OUT} 11
9	HV_{OUT} 26	29	HV_{OUT} 10
10	HV_{OUT} 25	30	HV_{OUT} 9
11	HV_{OUT} 24	31	HV_{OUT} 8
12	HV_{OUT} 23	32	HV_{OUT} 7
13	HV_{OUT} 22	33	HV_{OUT} 6
14	HV_{OUT} 21	34	HV_{OUT} 5
15	HV_{OUT} 20	35	HV_{OUT} 4
16	HV_{OUT} 19	36	HV_{OUT} 3
17	HV_{OUT} 18	37	HV_{OUT} 2
18	HV_{OUT} 17	38	HV_{OUT} 1
19	Strobe	39	Data In
20	GND	40	V_{DD}

Package Outline



top view
40-pin DIP

44 Pin J-Lead Package

Pin	Function	Pin	Function
1	V_{PP}	23	Clock
2	Serial Out	24	LE
3	HV_{OUT} 32	25	HV_{OUT} 16
4	HV_{OUT} 31	26	HV_{OUT} 15
5	HV_{OUT} 30	27	HV_{OUT} 14
6	NC	28	NC
7	HV_{OUT} 29	29	NC
8	HV_{OUT} 28	30	HV_{OUT} 13
9	HV_{OUT} 27	31	HV_{OUT} 12
10	HV_{OUT} 26	32	HV_{OUT} 11
11	HV_{OUT} 25	33	HV_{OUT} 10
12	HV_{OUT} 24	34	HV_{OUT} 9
13	HV_{OUT} 23	35	HV_{OUT} 8
14	HV_{OUT} 22	36	HV_{OUT} 7
15	HV_{OUT} 21	37	HV_{OUT} 6
16	HV_{OUT} 20	38	HV_{OUT} 5
17	HV_{OUT} 19	39	HV_{OUT} 4
18	NC	40	HV_{OUT} 3
19	HV_{OUT} 18	41	HV_{OUT} 2
20	HV_{OUT} 17	42	HV_{OUT} 1
21	Strobe	43	Data In
22	GND	44	V_{DD}



top view
44-pin J-Lead Package

Preliminary

64-Channel Serial To Parallel Converter With P-Channel Open Drain Controllable Output Current

Ordering Information

Device	Package Options			
	80-Lead Quad Ceramic Gullwing	80 Lead Quad Plastic Gullwing	Die	80 Lead Quad Ceramic Gullwing (MIL-Std-833 Processed*)
HV570	HV57009DG	HV57009PG	HV57009X	RBHV57009DG

* For Hi-Rel process flows, refer to page 5-3 of the Databook.

Features

- Processed with HVCMOS® technology
- 5V CMOS Logic
- Output voltage up to -85V
- Output current source control
- 16MHz equivalent data rate
- Latched data outputs
- Forward and reverse shifting options (DIR pin)
- Diode to V_{DD} allows efficient power recovery
- Hi-Rel processing available

Absolute Maximum Ratings

Supply voltage, V_{DD}[1]		-0.5V to +7.5V
Output Voltage, V_{NN}[1]		V_{DD} + 0.5V to -95V
Logic input levels[1]		-0.3V to V_{DD} +0.3V
Ground Current[2]		1.5A
Continuous total power dissipation[3]	Ceramic	1500mW
	Plastic	1200mW
Operating temperature range	Industrial	-40°C to +85°C
	Military	-55°C to +125°C
Storage temperature range		-65°C to +150°C
Lead temperature 1.6mm (1/16 inch) from case for 10 seconds		260°C

Notes:

1. All voltages are referenced to V_{SS}.
2. Limited by the total power dissipated in the package.
3. For operation above 25°C ambient, derate linearly to maximum operating temperature at 12mW/°C.

General Description

The HV570 is a low-voltage serial to high-voltage parallel converter with P-channel open drain outputs. This device has been designed for use as a driver for plasma panels.

The device has two parallel 32-bit shift registers, permitting data rate twice the speed of one (they are clocked together). There are also 64 latches and control logic to perform the blanking of the outputs. $HV_{OUT}1$ is connected to the first stage of the first shift register through the blanking logic. Data is shifted through the shift registers on the logic low to high transition of the clock. The DIR pin causes CCW shifting when connected to V_{SS}, and CW shifting when connected to V_{DD}. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register ($HV_{OUT}64$). Operation of the shift register is not affected by the $\overline{LE}$ (latch enable), or the $\overline{BL}$ (blanking) inputs. Transfer of data from the shift registers to latches occurs when the $\overline{LE}$ input is high. The data in the latches is stored when $\overline{LE}$ is low.

The HV570 has 64 channels of output constant current sourcing capability. They are adjustable from 0.1 to 2.0mA through one external resistor or a current source.

Electrical Characteristics

DC Characteristics (All voltages are referenced to V_{SS}, V_{SS} = 0, TA = 25°C)

Symbol	Parameter		Min	Max	Units	Conditions
I_{DD}	V_{DD} supply current			15	mA	$V_{DD} = V_{DD}$, max f_{CLK} = 8MHz
I_{NN}	High voltage supply current			-10	µA	Outputs off, HV_{OUT} = -85V (total of all outputs)
I_{DDQ}	Quiescent V_{DD} supply current			100	µA	All inputs = V_{DD}, except +IN = V_{SS} = GND
V_{OH}	High-level output	Data out	V_{DD} -0.5		V	I_O = -100µA
		HV_{OUT}	+1	V_{DD}	V	I_O = -2mA
V_{OL}	Low-level output	Data out		+0.5	V	I_O = 100µA
I_{IH}	High-level logic input current			1	µA	$V_{IH} = V_{DD}$
I_{IL}	Low-level logic input current			-1	µA	V_{IL} = 0V
I_{CS}	HV output source current			-2	mA	$\lvert V_{REF} \rvert$ = 2V, R_{EXT} = 1K, see Figures 8a and 8b
			-0.1		mA	$\lvert V_{REF} \rvert$ = 0.1V, R_{EXT} = 1K, see Figure 8a and 8b
ΔI_{CS}	HV output source current for I_{REF} = 2.0mA			10	%	V_{REF} = 2V, R_{EXT} = 1K

Notes 1: Current going out of the chip is considered negative.

AC Characteristics (Logic signal inputs and Data inputs have t_r, $t_f \leq$ 5ns [10% and 90% points] for measurements)

Symbol	Parameter	Min	Max	Units	Conditions
f_{CLK}	Clock frequency	DC	8	MHz	Per register
t_{WL}, t_{WH}	Clock width high or low	62		ns	
t_{SU}	Data set-up time before clock rises	10		ns	
t_H	Data hold time after clock rises	15		ns	
t_{ON}, t_{OFF}	Time for latch enable to HV_{OUT}		500	ns	C_L = 15pF
t_{DHL}	Delay time clock to data high to low		70	ns	C_L = 15pF
t_{DLH}	Delay time clock to data low to high		70	ns	C_L = 15pF
t_{DLE}	Delay time clock to $\overline{LE}$ low to high	25		ns	
t_{WLE}	Width of $\overline{LE}$ pulse	25		ns	
t_{SLE}	$\overline{LE}$ set-up time before clock rises	0		ns	
t_r, t_f	Maximum allowable clock rise and fall time (10% and 90% points)		100	ns	

Recommended Operating Conditions

Symbol	Parameter		Min	Max	Units
V_{DD}	Logic supply voltage		4.5	5.5	V
V_{NN}	HV output off voltage		-85	V_{DD}	V
V_{IH}	High-level input voltage		V_{DD} - 1.2V	V_{DD}	V
V_{IL}	Low-level input voltage		0	1.2	V
f_{CLK}	Clock frequency per register		DC	8	MHz
T_A	Operating free-air temperature	Industrial	-40	+85	°C
		Military Hi-Rel (RB)	-55	+125	°C

Figure 1: Input and Output Equivalent Circuits



Figure 2: Switching Waveforms



Figure 3: Functional Block Diagram



Note: Each SR (shift register) provides 32 outputs. SR1 supplies outputs from 1 to 32 and SR2 supplies outputs from 33 to 64.

Figure 4: Function Table

	Inputs					Outputs		
Function	**Data In**	**CLK**	**$\overline{LE}$**	**$\overline{BL}$**	**DIR**	**Shift Reg**	**HV Outputs**	**Data Out**
All O/P High	X	X	X	L	X	*	H	*
Data Falls Through (Latches Tansparent)	L	↑	H	H	X	L....L	H	L
	H	↑	H	H	X	H....H	L	H
Data Stored in Latches	X	X	L	H	X	*	Inversion of Stored Data	*
I/O Relation	$D_{I/O}1$-2A	↑	H	H	H	$Q_n \rightarrow Q_{n+1}$	New H or L	$D_{I/O}1$-2B
	$D_{I/O}1$-2A	↑	L	H	H	$Q_n \rightarrow Q_{n+1}$	Previous H or L	$D_{I/O}1$-2B
	$D_{I/O}1$-2B	↑	L	H	L	$Q_n \rightarrow Q_{n-1}$	Previous H or L	$D_{I/O}1$-2A
	$D_{I/O}1$-2B	↑	H	H	L	$Q_n \rightarrow Q_{n-1}$	New H or L	$D_{I/O}1$-2A

Notes:
* = dependent on previous stage's state. See Figure 7 for D_{IN} and D_{OUT} pin designation for CW and CCW shift.
H = V_{DD} (Logic)/V_{NN} (HV Outputs)
L = V_{SS}

Figure 5: Pin Configurations

80-pin Gullwing Package

Pin	Function	Pin	Function
1	HV_{OUT} 24	41	HV_{OUT} 64
2	HV_{OUT} 23	42	HV_{OUT} 63
3	HV_{OUT} 22	43	HV_{OUT} 62
4	HV_{OUT} 21	44	HV_{OUT} 61
5	HV_{OUT} 20	45	HV_{OUT} 60
6	HV_{OUT} 19	46	HV_{OUT} 59
7	HV_{OUT} 18	47	HV_{OUT} 58
8	HV_{OUT} 17	48	HV_{OUT} 57
9	HV_{OUT} 16	49	HV_{OUT} 56
10	HV_{OUT} 15	50	HV_{OUT} 55
11	HV_{OUT} 14	51	HV_{OUT} 54
12	HV_{OUT} 13	52	HV_{OUT} 53
13	HV_{OUT} 12	53	HV_{OUT} 52
14	HV_{OUT} 11	54	HV_{OUT} 51
15	HV_{OUT} 10	55	HV_{OUT} 50
16	HV_{OUT} 9	56	HV_{OUT} 49
17	HV_{OUT} 8	57	HV_{OUT} 48
18	HV_{OUT} 7	58	HV_{OUT} 47
19	HV_{OUT} 6	59	HV_{OUT} 46
20	HV_{OUT} 5	60	HV_{OUT} 45
21	HV_{OUT} 4	61	HV_{OUT} 44
22	HV_{OUT} 3	62	HV_{OUT} 43
23	HV_{OUT} 2	63	HV_{OUT} 42
24	HV_{OUT} 1	64	HV_{OUT} 41
25	$D_{I/O}$1A	65	HV_{OUT} 40
26	$D_{I/O}$2A	66	HV_{OUT} 39
27	NC	67	HV_{OUT} 38
28	NC	68	HV_{OUT} 37
29	$\overline{LE}$	69	HV_{OUT} 36
30	CLK	70	HV_{OUT} 35
31	$\overline{BL}$	71	HV_{OUT} 34
32	V_{SS}	72	HV_{OUT} 33
33	DIR	73	HV_{OUT} 32
34	V_{DD}	74	HV_{OUT} 31
35	-IN	75	HV_{OUT} 30
36	$D_{I/O}$2B	76	HV_{OUT} 29
37	$D_{I/O}$1B	77	HV_{OUT} 28
38	NC	78	HV_{OUT} 27
39	+IN	79	HV_{OUT} 26
40	V_{BP}	80	HV_{OUT} 25

Notes:
1. Pin designation for DIR = V_{DD}.
2. A 0.1µF capacitor is needed between V_{DD} and V_{BP} (pin 40) for better output current stability and to prevent transient cross-coupling between outputs. See Fig. 8a and 8b.

Figure 6: Package Outline



top view

80-pin Gullwing Package

Figure 7: Shift Register Operation



Typical Current Programming Circuits



Figure 8a: Negative Control



Figure 8b: Positive Control

*Required if R_{EXT} > 10K or R_{EXT} is replaced by a constant current source.

Since $I_{OUT} = I_{REF} = \frac{|V_{REF}|}{R_{EXT}}$

Therefore, if I_{OUT} = 2mA and V_{REF} = -5V → R_{EXT} = 2.5KΩ.

If I_{OUT} = 1mA and R_{EXT} = 1KΩ → V_{REF} = -1V.

If R_{EXT} >10KΩ, add series network R_D and C_D to ground for stability as shown.

This control method behaves linearly as long as the operational amplifier is not saturated. However, it requires a negative power source and needs to provide a current $I_{REF} = I_{OUT}$ for each HV570 chip being controlled.

If $HV_{OUT} \geq +1V$, the HV_{OUT} cascode may no longer operate as a perfect current source, and the output current will diminish. This effect depends on the magnitude of the output current.

Given I_{OUT} and V_{REF}, the R_{EXT} can be calculated by using:

$$R_{EXT} = \frac{V_{REF}}{I_{REF}} = \frac{V_{REF}}{I_{OUT}}$$

The intersection of a set of I_{OUT} and V_{REF} values can be located in the graph shown below. The value picked for R_{EXT} must always be in the shaded area for linear operation. This control method has the advantage that V_{REF} is positive, and draws only leakage current. If R_{EXT} > 10K, add series network R_D and C_D to ground for stability as shown.



24 MHz, 64-Channel Serial To Parallel Converter With Push-Pull Outputs

Ordering Information

Device	Package Options			
	80 Lead Quad Ceramic Gullwing	80 Lead Quad Plastic Gullwing	Die	80 Lead Quad Ceramic Gullwing (MIL-STD-883 Processed*)
HV577	HV57708DG	HV57708PG	HV57708X	RBHV57708DG

* For Hi-Rel process flows, refer to page 5-3 of the Databook.

Features

- ☐ Processed with HVCMOS® technology
- ☐ 5V CMOS logic
- ☐ Output voltages up to 80V
- ☐ Low power level shifting
- ☐ 24MHz equivalent data rate
- ☐ Latched data outputs
- ☐ Forward and reverse shifting options (DIR pin)
- ☐ Diode to V_{PP} allows efficient power recovery
- ☐ Outputs may be hot switched
- ☐ Hi-Rel processing available

General Description

The HV577 is a low-voltage serial to high-voltage parallel converter with push-pull outputs. This device has been designed for use as a driver for electroluminescent displays. It can also be used in any application requiring multiple output high-voltage current sourcing and sinking capability such as driving plasma panels, vacuum fluorescent displays, or large matrix LCD displays.

The device has 4 parallel 16-bit shift registers, permitting data rates 4X the speed of one (they are clocked together). There are also 64 latches and control logic to perform the polarity select and blanking of the outputs. HVout1 is connected to the first stage of the first shift register through the polarity and blanking logic. Data is shifted through the shift registers on the logic low to high transition of the clock. The DIR pin causes CCW shifting when connected to GND, and CW shifting when connected to V_{DD}. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register ($HV_{OUT}64$). Operation of the shift register is not affected by the $\overline{LE}$ (latch enable), $\overline{BL}$ (blanking), or the $\overline{POL}$ (polarity) inputs. Transfer of data from the shift registers to the latches occurs when the $\overline{LE}$ (latch enable) input is high. The data in the latches is stored when $\overline{LE}$ is low.

Absolute Maximum Ratings

Supply voltage, V_{DD}[1]		-0.5V to +7.5V
Output voltage, V_{PP}[1]		-0.5V to +90V
Logic input levels[1]		-0.3V to V_{DD} +0.3V
Ground current[2]		1.5A
Continuous total power dissipation[3]	Ceramic	1500mW
	Plastic	1200mW
Operating temperature range	Commercial	-40 to 85°C
	Military	-55°C to 125°C
Storage temperature range		-65°C to +150°C
Lead temperature 1.6mm (1/16 inch) from case for 10 seconds		260°C

Notes:
1. All voltages are referenced to GND.
2. Limited by the total power dissipated in the package.
3. For operation above 25°C ambient, derate linearly to 70°C at 12mW/°C.

Electrical Characteristics (over recommended commercial operating conditions unless noted)

DC Characteristics

Symbol	Parameter		Min	Max	Units	Conditions
I_{DD}	V_{DD} supply current			15	mA	$V_{DD} = V_{DD}$ max f_{CLK} = 6MHz
I_{PP}	High voltage supply current			100	µA	Outputs high
				100	µA	Outputs low
I_{DDQ}	Quiescent V_{DD} supply current			100	µA	All $V_{IN} = V_{DD}$
V_{OH}	High-level output	HV_{OUT}	65		V	I_O= -15mA, V_{PP} = 80V
		Data out	V_{DD} - 0.5		V	I_O= -100µA
V_{OL}	Low-level output	HV_{OUT}		7	V	I_O = 12mA, V_{PP} = 80V
		Data out		0.5	V	I_O= 100µA
I_{IH}	High-level logic input current			1	µA	$V_{IH} = V_{DD}$
I_{IL}	Low-level logic input current			-1	µA	V_{IL} = 0V

AC Characteristics (T_A = 85°C max. Logic signal inputs and Data inputs have t_r, $t_f \leq$ 5ns [10% and 90% points])

Symbol	Parameter	Min	Max	Units	Conditions
f_{CLK}	Clock frequency		6	MHz	Per Register
t_{WL},t_{WH}	Clock width high or low	83		ns	
t_{SU}	Data set-up time before clock rises	10		ns	
t_H	Data hold time after clock rises	15		ns	
t_{ON}, t_{OFF}	Time from latch enable to HV_{OUT}		500	ns	C_L = 15pF
t_{DHL}	Delay time clock to data high to low		70	ns	C_L = 15pF
t_{DLH}	Delay time clock to data low to high		70	ns	C_L = 15pF
t_{DLE}*	Delay time clock to $\overline{LE}$ low to high	25		ns	
t_{WLE}	Width of $\overline{LE}$ pulse	25		ns	
t_{SLE}	$\overline{LE}$ set-up time before clock rises	0		ns	

* t_{DLE} is not required but is recommended to produce stable HV outputs and thus minimize power dissipation and current spikes (allows internal SR output to stabilize).

Recommended Operating Conditions

Symbol	Parameter		Min	Max	Units
V_{DD}	Logic supply voltage		4.5	5.5	V
V_{PP}	Output voltage		8	80	V
V_{IH}	High-level input voltage		V_{DD} -0.5V		V
V_{IL}	Low-level input voltage		0	0.5	V
f_{CLK}	Clock frequency per register			6	MHz
T_A	Operating free-air temperature	Industrial	-40	+85	°C
		Military Hi-Rel (RB)	-55	+125	

Note: Power-up sequence should be the following:

1. Connect ground.
2. Apply V_{DD}.
3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
4. Apply V_{PP}.

Power-down sequence should be the reverse of the above.
The V_{PP} should not drop below V_{DD} during operations.

Input and Output Equivalent Circuits



Switching Waveforms



Functional Block Diagram



Note: Each SR (shift register) provides 16 outputs. SR1 supplies every fourth output starting with 1; SR2 supplies every fourth output with 2, etc.

Function Table

Function	Inputs						Outputs		
	Data	CLK	$\overline{LE}$	$\overline{BL}$	$\overline{POL}$	DIR	Shift Reg	HV Outputs	Data Out
All O/P High	X	X	X	L	L	X		H	
All O/P Low	X	X	X	L	H	X		L	
O/P Normal	X	X	X	H	H	X		No inversion	
O/P Inverted	X	X	X	H	L	X		Inversion	
Data Falls Through (Latches Transparent)	L	↑	H	H	H	X	L	L	
	H	↑	H	H	H	X	H	H	
	L	↑	H	H	L	X	L	H	
	H	↑	H	H	L	X	H	L	
Data Stored/ Latches Loaded	X	X	L	H	H	X	*	Stored Data	
	X	X	L	H	L	X	*	Inversion of Stored Data	
I/O Relation	$D_{I/O}1$-4A	↑	H	H	H	H	$Q_n \rightarrow Q_{n+1}$	New H or L	$D_{I/O}1 - 4B$
	$D_{I/O}1$-4A	↑	L	H	H	H	$Q_n \rightarrow Q_{n+1}$	Previous H or L	$D_{I/O}1 - 4B$
	$D_{I/O}1$-4B	↑	L	H	H	L	$Q_n \rightarrow Q_{n-1}$	Previous H or L	$D_{I/O}1 - 4A$
	$D_{I/O}1$-4B	↑	H	H	H	L	$Q_n \rightarrow Q_{n-1}$	New H or L	$D_{I/O}1 - 4A$

Notes: * = dependent on previous stage's state. See Pin configuration for D_{IN} and D_{OUT} pin designation for CW and CCW shift.

Pin Configurations

HV577

80-pin Gullwing

Pin	Function	Pin	Function
1	HV_{OUT} 24/41	40	V_{PP}
2	HV_{OUT} 23/42	41	HV_{OUT} 64/1
3	HV_{OUT} 22/43	42	HV_{OUT} 63/2
4	HV_{OUT} 21/44	43	HV_{OUT} 62/3
5	HV_{OUT} 20/45	44	HV_{OUT} 61/4
6	HV_{OUT} 19/46	45	HV_{OUT} 60/5
7	HV_{OUT} 18/47	46	HV_{OUT} 59/6
8	HV_{OUT} 17/48	47	HV_{OUT} 58/7
9	HV_{OUT} 16/49	48	HV_{OUT} 57/8
10	HV_{OUT} 15/50	49	HV_{OUT} 56/9
11	HV_{OUT} 14/51	50	HV_{OUT} 55/10
12	HV_{OUT} 13/52	51	HV_{OUT} 54/11
13	HV_{OUT} 12/53	52	HV_{OUT} 53/12
14	HV_{OUT} 11/54	53	HV_{OUT} 52/13
15	HV_{OUT} 10/55	54	HV_{OUT} 51/14
16	HV_{OUT} 9/56	55	HV_{OUT} 50/15
17	HV_{OUT} 8/57	56	HV_{OUT} 49/16
18	HV_{OUT} 7/58	57	HV_{OUT} 48/17
19	HV_{OUT} 6/59	58	HV_{OUT} 47/18
20	HV_{OUT} 5/60	59	HV_{OUT} 46/19
21	HV_{OUT} 4/61	60	HV_{OUT} 45/20
22	HV_{OUT} 3/62	61	HV_{OUT} 44/21
23	HV_{OUT} 2/63	62	HV_{OUT} 43/22
24	HV_{OUT} 1/64	63	HV_{OUT} 42/23
25	D_{IN} 1/D_{OUT} 4(A)	64	HV_{OUT} 41/24
26	D_{IN} 2/D_{OUT} 3(A)	65	HV_{OUT} 40/25
27	D_{IN} 3/D_{OUT} 2(A)	66	HV_{OUT} 39/26
28	D_{IN} 4/D_{OUT} 1(A)	67	HV_{OUT} 38/27
29	$\overline{LE}$	68	HV_{OUT} 37/28
30	CLK	69	HV_{OUT} 36/29
31	$\overline{BL}$	70	HV_{OUT} 35/30
32	V_{DD}	71	HV_{OUT} 34/31
33	DIR	72	HV_{OUT} 33/32
34	GND	73	HV_{OUT} 32/33
35	$\overline{POL}$	74	HV_{OUT} 31/34
36	D_{OUT} 4/D_{IN} 1(B)	75	HV_{OUT} 30/35
37	D_{OUT} 3/D_{IN} 2(B)	76	HV_{OUT} 29/36
38	D_{OUT} 2/D_{IN} 3(B)	77	HV_{OUT} 28/37
39	D_{OUT} 1/D_{IN} 4(B)	78	HV_{OUT} 27/38
		79	HV_{OUT} 26/39
		80	HV_{OUT} 25/40

Note: Pin designation for DIR = H/L.
Example: For DIR = H, pin 41 is HV_{OUT} 64.
For DIR = L, pin 41 is HV_{OUT} 1.
For CW/CCW Shift see function table $Q_N \rightarrow Q_{N+1}$.

Package Outline



top view

80-pin Gullwing Package



8 MHz, 64-Channel Serial To Parallel Converter With Push-Pull Outputs

Ordering Information

Device	Package Options			
	80 Lead Quad Ceramic Gullwing	80 Lead Quad Plastic Gullwing	Die	80 Lead Quad Ceramic Gullwing (MIL-STD-883 Processed*)
HV579	HV57908DG	HV57908PG	HV57908X	RBHV57908DG

* For Hi-Rel process flows, refer to page 5-3 of the Databook.

Features

- ☐ Processed with HVCMOS® technology
- ☐ 5V CMOS logic
- ☐ Output voltages up to 80V
- ☐ Low power level shifting
- ☐ 8MHz equivalent data rate
- ☐ Latched data outputs
- ☐ Forward and reverse shifting options (DIR pin)
- ☐ Diode to V_{PP} allows efficient power recovery
- ☐ Outputs may be hot switched
- ☐ Hi-Rel processing available

General Description

The HV579 is a low-voltage serial to high-voltage parallel converter with push-pull outputs. This device has been designed for use as a driver for electroluminescent displays. It can also be used in any application requiring multiple output high-voltage current sourcing and sinking capability such as driving plasma panels, vacuum fluorescent displays, or large matrix LCD displays.

The device consists of a 64-bit shift register, 64 latches, and control logic to perform the polarity select and blanking of the outputs. HVout1 is connected to the first stage of the shift register through the polarity and blanking logic. Data is shifted through the shift registers on the logic low to high transition of the clock. The DIR pin causes CCW shifting when connected to GND, and CW shifting when connected to V_{DD}. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register (HV_{OUT} 64). Operation of the shift register is not affected by the $\overline{LE}$ (latch enable), $\overline{BL}$ (blanking), or the $\overline{POL}$ (polarity) inputs. Transfer of data from the shift registers to the latches occurs when the $\overline{LE}$ (latch enable) input is high. The data in the latches is stored when $\overline{LE}$ is low.

Absolute Maximum Ratings

Supply voltage, V_{DD}[1]		-0.5V to +7.5V
Output voltage, V_{PP}		-0.5V to +90V
Logic input levels		-0.3V to V_{DD} +0.3V
Ground current[2]		1.5A
Continuous total power dissipation[3]	Ceramic	1500mW
	Plastic	1200mW
Operating temperature range		0 to 85°C
Storage temperature range		-65°C to +150°C
Lead temperature 1.6mm (1/16 inch) from case for 10 seconds		260°C

Notes:
1. All voltages are referenced to GND.
2. Limited by the total power dissipated in the package.
3. For operation above 25°C ambient, derate linearly to 70°C at 12mW/°C.

Electrical Characteristics (over recommended operating conditions unless noted)

DC Characteristics

Symbol	Parameter		Min	Max	Units	Conditions
I_{DD}	V_{DD} supply current			15	mA	$V_{DD} = V_{DD}$ max f_{CLK} = 6MHz
I_{PP}	High voltage supply current			100	µA	Outputs high
				100	µA	Outputs low
I_{DDQ}	Quiescent V_{DD} supply current			100	µA	All $V_{IN} = V_{DD}$
V_{OH}	High-level output	HV_{OUT}	72		V	I_O= -12mA, V_{PP} = 80V
		Data out	V_{DD} - 0.5		V	I_O= -100µA
V_{OL}	Low-level output	HV_{OUT}		8	V	I_O = 12mA, V_{PP} = 80V
		Data out		0.5	V	I_O= 100µA
I_{IH}	High-level logic input current			1	µA	$V_{IH} = V_{DD}$
I_{IL}	Low-level logic input current			-1	µA	V_{IL} = 0V

AC Characteristics (T_A = 85°C max. Logic signal inputs and Data inputs have t_r, $t_f \leq$ 5ns [10% and 90% points])

Symbol	Parameter	Min	Max	Units	Conditions
f_{CLK}	Clock frequency		8	MHz	
t_{WL},t_{WH}	Clock width high or low	62		ns	
t_{SU}	Data set-up time before clock rises	10		ns	
t_H	Data hold time after clock rises	15		ns	
t_{ON}, t_{OFF}	Time from latch enable to HV_{OUT}		500	ns	C_L = 15pF
t_{DHL}	Delay time clock to data high to low		70	ns	C_L = 15pF
t_{DLH}	Delay time clock to data low to high		70	ns	C_L = 15pF
t_{DLE}*	Delay time clock to $\overline{LE}$ low to high	25		ns	
t_{WLE}	Width of $\overline{LE}$ pulse	25		ns	
t_{SLE}	$\overline{LE}$ set-up time before clock rises	0		ns	

* t_{DLE} is not required but is recommended to produce stable HV outputs and thus minimize power dissipation and current spikes (allows internal SR output to stabilize).

Recommended Operating Conditions

Symbol	Parameter		Min	Max	Units
V_{DD}	Logic supply voltage		4.5	5.5	V
V_{PP}	Output voltage		8	80	V
V_{IH}	High-level input voltage		V_{DD} -0.5		V
V_{IL}	Low-level input voltage		0	0.5	V
f_{CLK}	Clock frequency			8	MHz
T_A	Operating free-air temperature	Industrial	0	+70	°C
		Military Hi-Rel (RB)	-55	+125	

Note: Power-up sequence should be the following:
1. Connect ground.
2. Apply V_{DD}.
3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
4. Apply V_{PP}.

Power-down sequence should be the reverse of the above.
The V_{PP} should not drop below V_{DD} during operations.

Input and Output Equivalent Circuits



Switching Waveforms



Functional Block Diagram



Function Table

Function	Inputs						Outputs		
	Data	CLK	$\overline{LE}$	$\overline{BL}$	$\overline{POL}$	DIR	Shift Reg	HV Outputs	Data Out
All O/P High	X	X	X	L	L	X		H	
All O/P Low	X	X	X	L	H	X		L	
O/P Normal	X	X	X	H	H	X		No inversion	
O/P Inverted	X	X	X	H	L	X		Inversion	
Data Falls Through (Latches Transparent)	L	↑	H	H	H	X	L	L	
	H	↑	H	H	H	X	H	H	
	L	↑	H	H	L	X	L	H	
	H	↑	H	H	L	X	H	L	
Data Stored	X	X	L	H	H	X	*	Stored Data	
Latches Loaded	X	X	L	H	L	X	*	Inversion of Stored Data	
I/O Relation	D_{IOA}	↑	X	X	X	H	$Q_n \rightarrow Q_{n+1}$	-	D_{IOB}
	D_{IOB}	↑	X	X	X	L	$Q_n \rightarrow Q_{n-1}$	-	D_{IOA}

Notes: * = dependent on previous stage's state.

Pin Configurations

HV579

80-pin Gullwing

Pin	Function	Pin	Function
1	HV_{OUT} 24/41	41	HV_{OUT} 64/1
2	HV_{OUT} 23/42	42	HV_{OUT} 63/2
3	HV_{OUT} 22/43	43	HV_{OUT} 62/3
4	HV_{OUT} 21/44	44	HV_{OUT} 61/4
5	HV_{OUT} 20/45	45	HV_{OUT} 60/5
6	HV_{OUT} 19/46	46	HV_{OUT} 59/6
7	HV_{OUT} 18/47	47	HV_{OUT} 58/7
8	HV_{OUT} 17/48	48	HV_{OUT} 57/8
9	HV_{OUT} 16/49	49	HV_{OUT} 56/9
10	HV_{OUT} 15/50	50	HV_{OUT} 55/10
11	HV_{OUT} 14/51	51	HV_{OUT} 54/11
12	HV_{OUT} 13/52	52	HV_{OUT} 53/12
13	HV_{OUT} 12/53	53	HV_{OUT} 52/13
14	HV_{OUT} 11/54	54	HV_{OUT} 51/14
15	HV_{OUT} 10/55	55	HV_{OUT} 50/15
16	HV_{OUT} 9/56	56	HV_{OUT} 49/16
17	HV_{OUT} 8/57	57	HV_{OUT} 48/17
18	HV_{OUT} 7/58	58	HV_{OUT} 47/18
19	HV_{OUT} 6/59	59	HV_{OUT} 46/19
20	HV_{OUT} 5/60	60	HV_{OUT} 45/20
21	HV_{OUT} 4/61	61	HV_{OUT} 44/21
22	HV_{OUT} 3/62	62	HV_{OUT} 43/22
23	HV_{OUT} 2/63	63	HV_{OUT} 42/23
24	HV_{OUT} 1/64	64	HV_{OUT} 41/24
25	D_{IOA}	65	HV_{OUT} 40/25
26	NC	66	HV_{OUT} 39/26
27	NC	67	HV_{OUT} 38/27
28	NC	68	HV_{OUT} 37/28
29	$\overline{LE}$	69	HV_{OUT} 36/29
30	CLK	70	HV_{OUT} 35/30
31	$\overline{BL}$	71	HV_{OUT} 34/31
32	V_{DD}	72	HV_{OUT} 33/32
33	DIR	73	HV_{OUT} 32/33
34	GND	74	HV_{OUT} 31/34
35	$\overline{POL}$	75	HV_{OUT} 30/35
36	NC	76	HV_{OUT} 29/36
37	NC	77	HV_{OUT} 28/37
38	NC	78	HV_{OUT} 27/38
39	D_{IOB}	79	HV_{OUT} 26/39
40	V_{PP}	80	HV_{OUT} 25/40

Note: Pin designation for DIR = H/L.
Example: For DIR = H, pin 41 is HV_{OUT} 64.
For DIR = L, pin 41 is HV_{OUT} 1.

Package Outline



top view

80-pin Gullwing Package



32-Channel ±40V Liquid Crystal Display Row Driver

Ordering Information

Device	Package Options			
	44-J Lead Quad Plastic Chip Carrier	44 -J Lead Quad Ceramic Chip Carrier	44-Lead Quad Plastic Gullwing	Die
HV6008	HV6008PJ	HV6008DJ	HV6008PG	HV6008X

Features

- ☐ Symmetrical ± 40V output swing
- ☐ Active return to GND
- ☐ 15mA peak source/sink/GND current per channel
- ☐ +5V control logic
- ☐ Special shift register with clear
- ☐ Phase shift control
- ☐ Output enable
- ☐ Data out enable
- ☐ 1MHz shift register
- ☐ Surface mount package available

Absolute Maximum Ratings

Supply voltage, V_{DD1}[1]	-6V
Supply voltage, V_{DD2}[1]	+6V
Supply voltage, V_{PP}[1,2]	+42V
Supply voltage, V_{NN}[1,2]	-42V
Logic input levels[1]	V_{DD1} - 0.3V to V_{DD2} + 0.3V
Ground currrent[2]	700mA
Continuous total power dissipation[3]	1W
Operating temperature range	0°C to 70°C
Storage temperature range	-65°C to +150°C

Notes:
1. All voltages are referenced to GND.
2. Duty cycle is limited by the total power dissipated in the package.
3. For operation above 25°C ambient, derate linearly to 85°C at 15mW/°C.

General Description

The HV60 is a 32-channel liquid crystal display driver with 3-state DMOS outputs. Each output can be set to +40V, -40V, or GND. A symmetric waveform can be applied to a capacitive load using the phase shift feature of the HV60.

The HV60 consists of a 32-bit shift register with Clear, Enable, and Phase Shift logic, and 32 high voltage output buffers. With the Enable pin held low, all outputs are placed in the return to zero (GND) state. When Enable is high, each output reflects the data in its shift register bit. All outputs with a logic "0" in their shift register will be in the return to zero state. Outputs with a logic "1" in their shift register will reflect the state of the phase shift pin. These outputs will be switched to V_{PP} when phase shift is high and V_{NN} when phase shift is logic "0".

Additional functions provided are Shift Register Clear and Data Out. All bits of the shift register are changed to logic "0" when Clear is pulled low. With Clear at a logic "1", normal shift register operation proceeds. The data output reflects the status of the 32nd shift register stage.

Electrical Characteristics (over recommended operating conditions unless noted)

DC Characteristics

Symbol	Parameter		Min	Typ	Max	Units	Conditions
$I_{DD1,2}$	V_{DD} supply current	V_{DD1}			500	µA	V_I = 4V, V_{DD1} = -6V
		V_{DD2}					V_I = 4V, V_{DD2} = +6V
V_{IH}	Logic input high		+2		V_{DD2}	V	V_{DD1} = -4.5V,
V_{IL}	Logic input low		V_{DD1}		-2	V	V_{DD2} = +4.5V
V_{OH}	Logic output high		+2			V	V_{DD1} = -4.5V V_{DD2} = +4.5V I_{OH} = -15µA I_{OL} = 250µA
V_{OL}	Logic output low				-2	V	
I_{IH}	High-level logic input current				+3	µA	V_I = V_{DD}, $V_{DD1,2}$ = max
I_{IL}	Low-level logic input current				-50	µA	V_I = 0V, $V_{DD1,2}$ = max
I_{PP}	High voltage supply current				+1	mA	Static, no load
I_{NN}	High voltage supply current				-1	mA	Static, no load
V_{OH}	Output voltage high		+39			V	V_{PP}, V_{NN} = ±40 I_{output} = 0.0
V_{CL}	Output voltage clamp		-20		+20	mV	
V_{OL}	Output voltage low				-39	V	
Z_{OH}	Output switch impedence high			1000		Ω	V_{PP}, V_{NN} = ±40 I_O = ±15mA
Z_{CL}	Output switch impedance clamp			500			
Z_{OL}	Output switch impedance low			700			
I_O	DC output current	Output H or L			5	mA	1 output only
		Data out H or L			150	µA	

AC Characteristics

Symbol	Parameter	Min	Typ	Max	Units	Conditions
t_{WH}	Width of high data pulse	500			ns	
t_{WL}	Width of low data pulse	500			ns	
t_{SU}	Data set-up time before clock falls	25			ns	
t_H	Data hold time after clock falls	10			ns	
	Phase shift duty cycle		50		%	

Recommended Operating Conditions

Symbol	Parameter	Min	Typ	Max	Units
V_{DD1}	Logic supply voltage	-4		-6	V
V_{DD2}	Logic supply voltage	+4		+6	V
V_{PP}	High voltage supply	+10		+40	V
V_{NN}	High voltage supply	-10		-40	V
V_{IH}	High-level input voltage	+2V		V_{DD2}	V
V_{IL}	Low-level input voltage	-2V		V_{DD1}	V
$I_{O\ Pk.}$	Peak output current (any state)			±80	mA
T_A	Operating free-air temperature	0		+70	°C
f_{DIN}	Input data rate			1	MHz
f_{PS}	Phase shift rate			20	KHz

Note:

Power-up sequence should be the following:

1. Connect ground.
2. Apply V_{DD}.
3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
4. Apply V_{PP}.

Power-down sequence should be the reverse of the above.

Switching Waveform



Functional Block Diagram



Function Table

Function	Inputs					Shift Reg	Outputs	
	Data In	CLK	CLR	Enable	Phase Shift	1 2...32	HV Outputs 1 2...32	Data Out
CLR Reg	X	X	H	X	X	ALL L	ALL GND	L
All output GND	X	X	X	L	X	* *...*	ALL GND	*
Load S/R	H or L	↓	L	L	X	H or L *...*	ALL GND	*
Output State	X	H or L	L	H	X	L L...L	GND GND...GND	*
					H	H H...H	V_{PP} V_{PP}...V_{PP}	*
					L	H H...H	V_{NN} V_{NN}...V_{NN}	*

Notes:
X = Irrelevant
* = Dependent on previous stage's state before the last CLK
↓ = High to low transition
H = High level
L = Low level

Pin Configurations

44-Pin J-Lead

Pin	Function	Pin	Function
1	HV_{OUT} 16	23	$V_{DD\,1}$
2	HV_{OUT} 15	24	Enable
3	HV_{OUT} 14	25	$V_{DD\,2}$
4	HV_{OUT} 13	26	GND
5	HV_{OUT} 12	27	Data Out
6	HV_{OUT} 11	28	HV_{OUT} 32
7	HV_{OUT} 10	29	HV_{OUT} 31
8	V_{PP}	30	HV_{OU} 30
9	HV_{OUT} 9	31	HV_{OUT} 29
10	HV_{OUT} 8	32	HV_{OUT} 28
11	HV_{OUT} 7	33	HV_{OUT} 27
12	HV_{OUT} 6	34	HV_{OUT} 26
13	HV_{OUT} 5	35	HV_{OUT} 25
14	HV_{OUT} 4	36	HV_{OUT} 24
15	HV_{OUT} 3	37	V_{NN}
16	HV_{OUT} 2	38	HV_{OUT} 23
17	HV_{OUT} 1	39	HV_{OUT} 22
18	Data In	40	HV_{OUT} 21
19	GND	41	HV_{OUT} 20
20	Phase Shift	42	HV_{OUT} 19
21	Clock	43	HV_{OUT} 18
22	Clear	44	HV_{OUT} 17

44-Pin Quad Palstic Package

Pin	Function	Pin	Function
1	HV_{OUT} 21	23	Data In
2	HV_{OUT} 20	24	GND
3	HV_{OUT} 19	25	Phase Shift
4	HV_{OUT} 18	26	Clock
5	HV_{OUT} 17	27	Clear
6	HV_{OUT} 16	28	V_{DD1}
7	HV_{OUT} 15	29	Enable
8	HV_{OUT} 14	30	V_{DD2}
9	HV_{OUT} 13	31	GND
10	HV_{OUT} 12	32	Data Out
11	HV_{OUT} 11	33	HV_{OUT} 32
12	HV_{OUT} 10	34	HV_{OUT} 31
13	V_{PP}	35	HV_{OUT} 30
14	HV_{OUT} 9	36	HV_{OUT} 29
15	HV_{OUT} 8	37	HV_{OUT} 28
16	HV_{OUT} 7	38	HV_{OUT} 27
17	HV_{OUT} 6	39	HV_{OUT} 26
18	HV_{OUT} 5	40	HV_{OUT} 25
19	HV_{OUT} 4	41	HV_{OUT} 24
20	HV_{OUT} 3	42	V_{NN}
21	HV_{OUT} 2	43	HV_{OUT} 23
22	HV_{OUT} 1	44	HV_{OUT} 22

Package Outlines



top view

44-pin PJ and PG Package



top view

44-pin Quad Plastic Gullwing Package

32-Channel LCD Driver with Separate Backplane Output

Ordering Information

Device	Package Options		
	44-J Lead Quad Plastic Chip Carrier	44 Lead Quad Plastic Gullwing	Dice in waffle pack
HV65	HV6506PJ	HV6506PG	HV6506X

Features

- Processed with HVCMOS® technology
- 32 push-pull CMOS output up to 60V
- Low power level shifting
- Source/sink current minimum 5mA
- Shift register speed 5MHz
- Latched data outputs
- Bidirectional shift register (DIR)
- Backplane output

Absolute Maximum Ratings[1]

Supply voltage, V_{DD}[2]	-0.5V to +7.0V
Output voltage, V_{PP}[2]	-0.5V to +80V
Logic input levels[2]	-0.5V to V_{DD} + 0.5V
Ground current[3]	1.5A
Continuous total power dissipation[4]	1500mW
Operating temperature range	-40°C to +85°C
Storage temperature range	-65°C to +125°C
Lead temperature 1.6mm (1/16 inch) from case for 10 seconds	260°C

Notes:
1. Device will survive (but operation may not be specified or guaranteed) at these extremes.
2. All voltages are referenced to V_{SS}.
3. Duty cycle is limited by the total power dissipated in the package.
4. For operation above 25°C ambient, derate linearly to 70°C at 12mW/°C.

General Description

The HV65 is a low-voltage serial to high-voltage parallel converter with push-pull outputs. This device has been designed for use as a driver circuit for LCD displays. It can also be used in any application requiring multiple output high-voltage current sourcing and sinking capabilities. The inputs are fully CMOS compatible.

The device consists of a 32-bit shift register, 32 latches, and control logic to perform the polarity select of the outputs. HVout1 is connected to the first stage of the shift register through the polarity logic. Data is shifted through the shift register on the logic low to high transition of the clock. A DIR pin causes data shifting counterclockwise when grounded and clockwise when connected to V_{DD}. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register. Operation of the shift register is not affected by the LE (latch enable) or the POL (polarity) inputs. Transfer of data from the shift register to the latch occurs when the LE (latch enable) input is high. The data in the latch is stored after LE transition from high to low.

Electrical Characteristics (over recommended operating conditions unless noted)

DC Characteristics (V_{DD} = 5V, V_{PP} = 60V, V_{SS} = GND)

Symbol	Parameter		Min	Max	Units	Conditions
I_{DD}	V_{DD} supply current			15	mA	$V_{DD} = V_{DD}$ max f_{CLK} = 5MHz
I_{PP}	High voltage supply current			0.5	mA	Outputs high
				0.5	mA	Outputs low
I_{DDQ}	Quiescent V_{DD} supply current			0.5	mA	All $V_{IN} = V_{SS}$ or V_{DD}
V_{OH}	High-level output	Q	50		V	I_O= 5mA, V_{PP} = 60V
		Data out	4.6		V	I_O= -100µA
V_{OL}	Low-level output	Q		8	V	I_O= 5mA, V_{PP} = 60V
		Data out		0.4	V	I_O= 100µA
I_{IH}	High-level logic input current			1	µA	$V_{IH} = V_{DD}$
I_{IL}	Low-level logic input current			-1	µA	V_{IL} = 0V
V_{OLBP}	Low-level output voltage, backplane			8	V	I_O = 40mA
V_{OHBP}	High-level output viltage, backplane		48		V	I_O = -40mA

AC Characteristics (V_{DD} = 5V, V_{PP} = 60V, T_C = 25°C)

Symbol	Parameter	Min	Max	Units	Conditions
f_{CLK}	Clock frequency		5	MHz	
t_W	Clock width high or low	100		ns	
t_{SU}	Data set-up time before clock rises	25		ns	
t_H	Data hold time after clock rises	50		ns	
t_{ON}, t_{OFF}	Time from latch enable or POL to HV_{OUT}		500	ns	C_L = 30pF
t_{ON}, t_{OFF}	Time from POL to BP output		500	ns	C_L = 30pF
t_{DHL}	Delay time clock to data high to low		200	ns	C_L = 15pF
t_{DLH}	Delay time clock to data low to high		200	ns	C_L = 15pF
t_{DLE}	Delay time clock to LE low to high	50		ns	
t_{WLE}	Width of LE pulse	100		ns	
t_{SLE}	LE set-up time before clock rises	50		ns	

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units
V_{DD}	Logic supply voltage	4.5	5.5	V
V_{PP}	Output off voltage	0	60	V
V_{IH}	High-level input voltage	3.5	V_{DD}	V
V_{IL}	Low-level input voltage	0	0.8	V
f_{CLK}	Clock frequency		5	MHz
T_A	Operating free-air temperature	-40	+85	°C
I_{OD}	Allowable current through output diodes		200	mA

Note:

Power-up sequence should be the following:

1. Connect ground.
2. Apply V_{DD}.
3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
4. Apply V_{PP}.

Power-down sequence should be the reverse of the above.

5. The V_{PP} should not drop below 0V during operation.

Switching Waveforms



Functional Block Diagram



Function Table

Function	Inputs					Outputs			
	Data	CLK	LE	POL	DIR	Shift Reg 1 2...32	HV Outputs 1	Data Out 2...32	BP_{OUT} *
Load S/R	H or L	↑	L	H	X	H or L *...*	$\overline{*}$ $\overline{*...*}$	*	H
Load latches	X	H or L	L	H	X	* *...*	$\overline{*}$ $\overline{*...*}$	*	H
	X	H or L	L	L	X	* *...*	* *...*	*	L
All high	H	↑	H	L	X	H *...*	H *...*	*	L
	L	↑	H	H	X	L *...*	H *...*	*	H
All low	H	↑	H	H	X	H *...*	L *...*	*	H
	L	↑	H	L	X	L *...*	L *...*	*	L
Transparent Mode	L	↑	H	H	X	L *...*	H *...*	*	H
	H	↑	H	H	X	H *...*	L *...*	*	H
	L	↑	H	L	X	L *...*	L *...*	*	L
	H	↑	H	L	X	H *...*	H *...*	*	L
R/L Shift	X	↑	X	X	H	Qn → Qn+1	* *...*	Q32	
	X	↑	X	X	L	Qn → Qn-1	* *...*	Q1	

Notes:
H = high level, L = low level, X = irrelevant, ↑ = low-to-high transition.
* = dependent on previous stage's state before the last CLK or last LE high.

Pin Configuration

HV65
44 Pin J-Lead Package

Pin	Function	Pin	Function
1	HV_{OUT} 17/16	23	LE
2	HV_{OUT} 16/17	24	V_{DD}
3	HV_{OUT} 15/18	25	Clock
4	HV_{OUT} 14/19	26	DIR
5	HV_{OUT} 13/20	27	Data In
6	HV_{OUT} 12/21	28	V_{PP}
7	HV_{OUT} 11/22	29	BP Out
8	HV_{OUT} 10/23	30	HV_{OUT} 32/1
9	HV_{OUT} 9/24	31	HV_{OUT} 31/2
10	HV_{OUT} 8/25	32	HV_{OUT} 30/3
11	HV_{OUT} 7/26	33	HV_{OUT} 29/4
12	HV_{OUT} 6/27	34	HV_{OUT} 28/5
13	HV_{OUT} 5/28	35	HV_{OUT} 27/6
14	HV_{OUT} 4/29	36	HV_{OUT} 26/7
15	HV_{OUT} 3/30	37	HV_{OUT} 25/8
16	HV_{OUT} 2/31	38	HV_{OUT} 24/9
17	HV_{OUT} 1/32	39	HV_{OUT} 23/10
18	Data Out	40	HV_{OUT} 22/11
19	GND	41	HV_{OUT} 21/12
20	N/C	42	HV_{OUT} 20/13
21	N/C	43	HV_{OUT} 19/14
22	POL	44	HV_{OUT} 18/15

Note:
1. Pin designation for DIR = H/L
   Example: for DIR = H, Pin 1 = HV_{OUT} 17
   for DIR = L, Pin 1 = HV_{OUT} 16

HV65
44 Pin Plastic Gullwing (QFP) Package

Pin	Function	Pin	Function
1	HV_{OUT} 22/11	23	Data Out
2	HV_{OUT} 21/12	24	GND
3	HV_{OUT} 20/13	25	N/C
4	HV_{OUT} 19/14	26	N/C
5	HV_{OUT} 18/15	27	POL
6	HV_{OUT} 17/16	28	LE
7	HV_{OUT} 16/17	29	V_{DD}
8	HV_{OUT} 15/18	30	Clock
9	HV_{OUT} 14/19	31	DIR
10	HV_{OUT} 13/20	32	Data In
11	HV_{OUT} 12/21	33	V_{PP}
12	HV_{OUT} 11/22	34	BP Out
13	HV_{OUT} 10/23	35	HV_{OUT} 32/1
14	HV_{OUT} 9/24	36	HV_{OUT} 31/2
15	HV_{OUT} 8/25	37	HV_{OUT} 30/3
16	HV_{OUT} 7/26	38	HV_{OUT} 29/4
17	HV_{OUT} 6/27	39	HV_{OUT} 28/5
18	HV_{OUT} 5/28	40	HV_{OUT} 27/6
19	HV_{OUT} 4/29	41	HV_{OUT} 26/7
20	HV_{OUT} 3/30	42	HV_{OUT} 25/8
21	HV_{OUT} 2/31	43	HV_{OUT} 24/9
22	HV_{OUT} 1/32	44	HV_{OUT} 23/10

Note:
1. Pin designation for DIR = H/L
   Example: for DIR = H, Pin 1 is HV_{OUT} 22
   for DIR = L, Pin 1 is HV_{OUT} 11

Package Outline



top view
44-pin J-Lead Package



top view
44-pin Quad Plastic Gullwing Package

Preliminary

64-Channel Gray-Shade Display Column Driver

Ordering Information

Device	Package Options*	
	Die in wafer form	Die in waffle pack
HV621	HV62106XW	HV62106X

*Consult factory for availability of bumped die.

Features

- ☐ 5V CMOS inputs
- ☐ 64 outputs per device
- ☐ Up to 60V output voltage
- ☐ Capable of 4 output pulse widths
- ☐ PWM gray shade conversion
- ☐ Two 2-bit data buses
- ☐ 28 MHz data throughput rate
- ☐ Pin-programmable shift direction (DIR)
- ☐ Integrated high-voltage CMOS technology
- ☐ Optimized layout for COG use

General Description

The HV62106 is a 64-channel column driver IC designed for gray shade flat panel displays. Using Supertex's unique HVCMOS® technology, it is capable of providing gray shading by pulse width modulation (PWM) conversion.

A high level on the chip select input enables the IC to load data into a set of input data latches. This input data, in two groups of two, are latched into the input data latches on both edges of the Shift Clock. The data stored in these input data latches is transferred to a set of output data latches on the rising edge of Load Count. After the input data registers are full, a chip select output signal is provided for enabling the next IC in the chain.

A master binary counter is reset with a high level on Load Count and is incremented on the rising edge of Count Clock. The data stored in the output data latches is compared to the contents of the master counter. The output of the comparator drives the high voltage output devices. The higher the binary number in the output data latches, the longer the pulse width will be on the corresponding output.

DIR is a shift-direction-select input which is provided to interchange the direction of the latched data inputs. When the DIR input is high, CS2 becomes chip select input and data is latched into the data latches in the sequence of $HV_{OUT}1$ to $HV_{OUT}64$. When the DIR input is low, CS1 becomes chip select input and data is latched into the data latches in the sequence of $HV_{OUT}64$ to $HV_{OUT}1$. $D_{IN}1$ and $D_{IN}2$ load in data for odd number of outputs. $D_{IN}3$ and $D_{IN}4$ load in data for even number of outputs.

Absolute Maximum Ratings

Supply voltage, V_{DD}	-0.5V to +7.5V
Supply voltage, V_{PP}	-0.5V to +70V
Logic input levels	-0.5V to V_{DD} + 0.5V
Operating temperature range	-40°C to +85°C
Storage temperature range	-65°C to +150°C

Note:
All voltages are referenced to GND.

Electrical Characteristics

(Over recommended conditions of V_{DD} = 5V, V_{PP} = 60V, T_A = 25°C unless otherwise noted)

Low Voltage DC Characteristics

Symbol	Parameter	Min	Max	Units	Conditions
I_{DD}	V_{DD} supply current		10	mA	f_{SC} = 7MHz, f_{CC} = 3MHz
I_{DDQ}	Quiescent V_{DD} supply current		1	mA	All V_{IN} = GND
I_{IH}	High-level input current		10	µA	V_{IH} = V_{DD}
I_{IL}	Low-level input current		-10	µA	V_{IL} = GND
I_{OH}	High-level output current	-1		mA	
I_{OL}	Low-level output current	1		mA	

High Voltage DC Characteristics

Symbol	Parameter	Min	Max	Units	Conditions
I_{PPQ}	Quiescent V_{PP} supply current		100	µA	All HV_{OUT} low or high
V_{OH}	High-level output	50		V	I_{OUT} = -12mA
V_{OL}	Low-level output		8	V	I_{OUT} = 15mA

AC Characteristics (Logic Timing)

Symbol	Parameter	Min	Max	Units	Conditions
f_{SC}	Shift clock frequency		7	MHz	
f_{DIN}	Data In frequency		7	MHz	
f_{CC}	Count clock frequency		3	MHz	
t_{WA}	Chip select pulse width	80		ns	
t_{SS}	Chip select set-up time	20		ns	
t_{HS}	Chip select hold time	40		ns	
t_{DS}	Data to shift clock set-up time	-10	30	ns	
t_{DH}	Data to shift clock hold time	30		ns	
t_{WLC}	Load count pulse width	160		ns	
t_{DLCC}	Load count to count clock delay	70		ns	
t_{DSL}	Shift clock to load count delay	200		ns	
t_{CSC}	Shift clock cycle time	143		ns	
t_{DLC}	Load count to HV_{OUT} delay		1.5	µs	C_L = 15pF // R_L = 10MΩ
t_{WCC}	Count clock pulse width	160		ns	
t_{CCC}	Count clock cycle time	333		ns	
t_{DCC}	Count clock to HV_{OUT} delay		1.5	µs	C_L = 15pF // R_L = 10MΩ
t_{WSC}	Shift clock pulse width	70		ns	
t_{WD}	Data in pulse width	60		ns	

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units	Conditions
V_{PP}	High voltage supply	0	60	V	
V_{DD}	Logic supply voltage	4.5	5.5	V	
V_{IL}	Low-level input voltage	0	1	V	
V_{IH}	High-level input voltage	V_{DD}-1	V_{DD}	V	
f_{SC}	Shift clock frequency		7	MHz	
f_{CC}	Count clock frequency		3	MHz	
T_A	Operating temperature	0	70	°C	

Pad Definitions

Pad #	Name	I/O	Function
2 - 5 18 -21	$D_{IN}1$ - $D_{IN}4$	I	Inputs for binary-format parallel data (D_{IN}^2 and D_{IN}^4 are the most significant bits)
23, 33	Shift Clock	I	Latching data on both edges
24, 32	CS1	I/O	Input when DIR = 0; Output when DIR = 1
10, 22	CS2	I/O	Output when DIR = 0; Input when DIR = 1
8, 15	Load Count	I	Initiates the conversion
26, 30	DIR	I	Controls the data shift directions
27, 29	GND	—	Logic ground
14, 28	HVGND	—	High voltage ground
1, 41	V_{PP}	—	High voltage supply
42-105	$HV_{OUT}1 - 64$	O	High voltage outputs
25, 31	V_{DD}	—	Logic supply voltage
6, 17	Count Clock (GCLK)	I	Input for incrementing the master counter for the green pixel
7, 16	Count Clock (RCLK)	I	Input for incrementing the master counter for the red pixel

Function Table

Sequence	Function	Data-In (D1 - D4)	CS1/ CS2	CS2/ CS1	Shift Clock	Load Count	Count Clock (RCLK, GCLK)	HV_{OUT}
1	Load data from data bus	H/L		X		L	H	L
2	Load counter	X	L	X	X		H	
3	Counting/conversion	X	L	X	X	L		H/L
4	Next cycle	H/L		X		L	H	L

Functional Block Diagram



L/T = Level Translator

Input and Output Equivalent Circuits



Timing Diagrams



Preliminary

32-Channel 256 Gray-Shade High Voltage Driver

Ordering Information

Device	Package Option	
	64-Lead 3-Sided Plastic Gullwing	Die
HV622	HV62208PG	HV62208X

Features

- ☐ HVCMOS® technology
- ☐ 5V CMOS inputs
- ☐ Up to 80V output voltage
- ☐ PWM gray shade conversion
- ☐ Capable of 256 levels of gray shading
- ☐ Balanced shift clock complies with RS-422
- ☐ 8MHz shift and count clock frequency
- ☐ 16MHz data throughput rate
- ☐ 8 bit data bus
- ☐ 32 outputs per device
- ☐ BLANK function

Absolute Maximum Ratings

Supply voltage, V_{DD}	-0.5V to +7.5V
Supply voltage, V_{PP}	-0.5V to +80V
Supply voltage, V_{NN}	+3V to -20V
Logic input levels	-0.5 to V_{DD} + 0.5V
Operating temperature range	0°C to +70°C
Storage temperature range	-65°C to +150°C

Note:
All voltages are referenced to GND.

General Description

The HV622 is a 32-channel gray-shade column driver IC designed for driving electrofluorescent displays. Using Supertex's unique HVCMOS® technology, it is capable of 256 levels of gray shading by PWM conversion.

The shift clock is a balanced clock with electrical characteristics complying with EIA RS-422 standard. Input data, in groups of eight, is latched into a set of data latches on both edges of the shift clock. The data shifted in the first data latch corresponds to $HV_{OUT}1$, the second data latch corresponds to $HV_{OUT}2$, and so on. These data are compared to the contents of the master binary counter which counts on both edges of the count clock. Each time the master counter begins to decrement from 11...11, the data in the data latches are compared with the contents of the counter; if they match, the corresponding outputs will go high. The master counter counts down to 00...00 and then starts to count up again. The outputs that are at high will stay at high until the contents of the counter match the data in the data latches again. Therefore, the higher the binary data in the data latches, the longer the outputs will stay at high. Thus, different high voltage pulse widths are produced. When the counter reaches its 11...11 count while counting up, the device is ready for the next operation cycle.

The BLANK input signal will reset the master counter to all ones (11...11) and set all high voltage outputs to low.

Electrical Characteristics

(Over recommended conditions of V_{DD} = 5V, V_{PP} = 70V, V_{NN} = -10V, T_A = 25°C unless otherwise noted)

Low-Voltage DC Characteristics (Digital)

Symbol	Parameter	Min	Max	Units	Conditions
V_{DD}	Low-voltage digital supply voltage	4.5	5.5	V	
I_{DD}	V_{DD} supply current		25	mA	f_{SC} = 8MHz, f_{CC} = 8MHz
I_{DDQ}	Quiescent V_{DD} supply current		100	µA	All V_{IN} = GND, Count Clock = V_{DD}
I_{IH}	High-level input current		10	µA	V_{IN} = V_{DD}
I_{IL}	Low-level input current		-10	µA	V_{IL} = GND
I_{OH}	High-level output current	-1		mA	
I_{OL}	Low-level ouptut current	1		mA	

Low-Voltage DC Characteristics (Analog)

Symbol	Parameter	Min	Max	Units	Conditions
V_{DD}	Low-voltage analog supply voltage	4.5	5.5	V	
I_{DD}	V_{DD} supply current		100	µA	f_{SC} = 8MHz, f_{CC} = 8MHz
I_{DDQ}	Quiescent V_{DD} supply current		100	µA	All V_{IN} = GND, Count Clock = V_{DD}

High-Voltage DC Characteristics

Symbol	Parameter	Min	Max	Units	Conditions
I_{PPQ}	Quiescent V_{PP} supply current		100	µA	All HV_{OUT} low or high
$I_{OUT(p)}$	P-channel output current	-4		mA	
$I_{OUT(n)}$	N-channel output current	4		mA	

AC Characteristics

Symbol	Parameter	Min	Max	Units	Conditions
f_{SC}	Shift clock frequency		8	MHz	
f_{CC}	Count clock frequency		8	MHz	
f_{DIN}	Data In frequency		16	MHz	
t_{CW}	Chip select pulse width	80		ns	
t_{CSS}	Chip select to shift clock set-up time	15		ns	
t_{CSH}	Chip select to shift clock hold time	45		ns	
t_{SCC}	Shift clock cycle time	125		ns	
t_{DSS}	Data to shift clock set-up time	10		ns	
t_{DSH}	Data to shift clock hold time	52		ns	
t_{DW}	Data In pulse width	62		ns	
t_{LCW}	Load count pulse width	75		ns	
t_{CCW}	Count clock pulse width	75		ns	
t_{CCC}	Count clock cycle time	125		ns	
t_{LCD}	Load count to count clock delay	100		ns	
t_{CCD}	Count clock to HV_{OUT} delay	600		ns	C_L = 15pF
t_{BLW}	BLANK pulse width	700		ns	
t_{BLD}	BLANK to HV_{OUT} delay	500		ns	C_L = 15pF
t_{CDD}	Count clock delay between count down and count up cycles	500		ns	

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units	Conditions
V_{DD}	Logic supply voltage	4.5	5.5	V	
V_{PP}	Positive high-voltage supply	8	70	V	
V_{NN}	Negative high-voltage supply	-8	-10	V	
V_{IL}	Low-level input voltage	0	1	V	
V_{IH}	High-level input voltage	V_{DD}–1	V_{DD}	V	
f_{SC}	Shift clock frequency		8	MHz	
f_{CC}	Count clock frequency		8	MHz	
T_A	Operating temperature	0	+70	°C	

Pin Definitions

Pin #	Name	I/O	Function
27-30 36-29	D1 – D8	I	Inputs for binary-format parallel data (D8 is the most significant bit)
34	Shift Clock	I	Triggers data on both edges
35	$\overline{\text{Shift Clock}}$	I	Triggers data on both edges
31	Count Clock	I	Input to the counter
24	CSI	I	Chip select input to enable the device to accept data
25	CSO	O	Chip select output to enable the next device
33	Load Count	I	Input to initiate the counting
26	Blank	I	Input to reset the counter and HV_{OUT}
4-19 46-61	$HV_{OUT}1$ – $HV_{OUT}32$	O	High-voltage outputs
23,43	V_{PP}	—	Positive high-voltage supply
41	V_{DD} (Analog)	—	Low-voltage analog supply voltage
40	V_{DD} (Digital)	—	Low-voltage digital supply voltage
22,44	V_{NN}	—	Negative high-voltage supply
20-21	GND (Digital)	—	Digital ground
42	GND (Analog)		Analog ground

Input and Output Equivalent Circuits



Functional Block Diagram



Timing Diagrams



Timing Diagrams



Pin Configurations

Pin	Function	Pin	Function
1	NC	33	Load Count
2	NC	34	Shift Clock
3	NC	35	Shift Clock
4	$HV_{OUT}17$	36	D5
5	$HV_{OUT}18$	37	D6
6	$HV_{OUT}19$	38	D7
7	$HV_{OUT}20$	39	D8
8	$HV_{OUT}21$	40	V_{DD} (Digital)
9	$HV_{OUT}22$	41	V_{DD} (Analog)
10	$HV_{OUT}23$	42	GND (Analog)
11	$HV_{OUT}24$	43	V_{PP}
12	$HV_{OUT}25$	44	V_{NN}
13	$HV_{OUT}26$	45	NC
14	$HV_{OUT}27$	46	$HV_{OUT}1$
15	$HV_{OUT}28$	47	$HV_{OUT}2$
16	$HV_{OUT}29$	48	$HV_{OUT}3$
17	$HV_{OUT}30$	49	$HV_{OUT}4$
18	$HV_{OUT}31$	50	$HV_{OUT}5$
19	$HV_{OUT}32$	51	$HV_{OUT}6$
20	GND (Digital)	52	$HV_{OUT}7$
21	GND (Digital)	53	$HV_{OUT}8$
22	V_{NN}	54	$HV_{OUT}9$
23	V_{PP}	55	$HV_{OUT}10$
24	CSI	56	$HV_{OUT}11$
25	CSO	57	$HV_{OUT}12$
26	Blank	58	$HV_{OUT}13$
27	D1	59	$HV_{OUT}14$
28	D2	60	$HV_{OUT}15$
29	D3	61	$HV_{OUT}16$
30	D4	62	NC
31	Count Clock	63	NC
32	NC	64	NC

Package Outline



top view

3-sided Plastic 64-pin Gullwing Package

10-Channel Serial-Input Latched Display Driver

Ordering Information

Device	Package Options				
	18-Pin Ceramic DIP	18-Pin Plastic DIP	20-Pin Small Outline Package	20-Pin Plastic Chip Carrier	18-Pin Ceramic DIP (MIL-STD-883 Processed*)
HV6810	HV6810D	HV6810P	HV6810WG	HV6810PJ	RBHV6810D

* For Hi-Rel process flows, refer to page 5-3 of the Databook.

Features

- ☐ High output voltage 80V
- ☐ High speed 5MHz @ $5V_{DD}$
- ☐ Low power $I_{BB} \leq 0.1mA$ (All high)
- ☐ Active pull down 100µA min
- ☐ Output source current 25mA
- ☐ Each device drives 10 lines
- ☐ High-speed serially-shifted data input
- ☐ 5V CMOS-compatible inputs
- ☐ Latches on all driver outputs
- ☐ Pin-compatible improved replacement for UCN5810A and TL4810A, TL4810B

General Description

The HV6810 is a monolithic integrated circuit designed to drive a dot matrix or segmented vacuum fluorescent display (VFD). These devices feature a serial data output to cascade additional devices for large displays.

A 10-bit data word is serially loaded into the shift register on the positive-going transition of the clock. Parallel data is transferred to the output buffers through a 10-bit D-type latch while the latch enable input is high and is latched when the latch enable is low. When the blanking input is high, all outputs are low.

Outputs are structures formed by double-diffused MOS (DMOS) transistors with output voltage ratings of 80 volts and 60 milliampere source-current capability. All inputs are compatible with CMOS levels.

Absolute Maximum Ratings[1]

Logic supply voltage, V_{DD}[2]		7.5V
Driver supply voltage, V_{BB}[2]		90V
Output voltage[2]		90V
Input voltage[2]		-0.3V to V_{DD} + 0.3V
Continuous total power dissipation at 25°C free-air temperature [3]	Ceramic	1500mW
	Plastic	875mW
Operating Temperature Range	Commercial	-40 to +85°C
	Military	-55 to +125°C

Notes:
1. Over operating free-air temperature.
2. All voltages are referenced to V_{SS}.
3. For operation above 25°C free-air temperature the derating factor is 7.0mW/°C.

Electrical Characteristics

DC Characteristics (V_{DD} = 5V ±10%, V_{BB} = 60V, V_{SS} = 0, T_A = 25°C unless otherwise noted)

Symbol	Parameter		Min	Typ	Max	Units	Conditions
V_{OH}	High-level output voltage	Q outputs	57.5	58		V	I_{OH} = 25mA
		Serial output	4	4.5		V	V_{DD} = 4.5V, I_{OH} = -100µA
V_{OL}	Low-level output voltage	Q outputs		0.15	1	V	I_{OH} = 100µA, Blanking input at V_{DD}
		Serial output		0.05	0.1	V	V_{DD} = 4.5V, I_{OL} = 100µA
I_{OL}	Low-level Q output current (pull-down current)		60	80		µA	T_A = Max, V_{OL} = 0.7V
$I_{O(OFF)}$	Off-state output current			-1	-15	µA	V_O = 0, Blanking input T_A = Max at V_{DD}
I_H	High-level input current				1	µA	V_I = V_{DD}
I_{DD}	Supply current from V_{DD} (standby)			10	50	µA	All inputs at 0V, one Q output high
				10	50	µA	All inputs at 0V, all Q outputs low
I_{BB}	Supply current from V_{BB}			0.05	0.1	mA	All outputs low, all Q outputs open
				0.05	0.1	mA	All outputs high, all Q outputs open

* All typical values are at T_A = 25°C, except for I_O.

AC Characteristics (Timing requirements over recommended operating conditions)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
$t_{W(CKH)}$	Pulse duration, clock high	100			ns	
$t_{W(LEH)}$	Pulse duration, latch enable high	100			ns	
$t_{SU(D)}$	Setup time, data before clock	50			ns	
$t_{H(D)}$	Hold time, data after clock	50			ns	
$t_{CKH-LEH}$	Delay time, clock to latch enable high	50			ns	
t_{pd}*	Propagation delay time, latch enable to output		0.3		µs	

* Switching characteristics, V_{BB} = 60V, T_A = 25°C.

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
V_{DD}	Supply voltage		4.5		5.5	V
V_{BB}	Supply voltage		20		80	V
V_{SS}	Supply voltage			0		V
V_{IH}	High-level input voltage (for V_{DD} = 5V)		3.5		5.3	V
V_{IL}	Low-level input voltage		-0.3		0.8	V
I_{OH}	Continuous high-level Q output current		-25			mA
T_A	Operating free-air temperature	Commercial	-40		+85	°C
		Military	-55		+125	

Note:
Power-up sequence should be the following:
1. Connect ground.
2. Apply V_{DD}.
3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
4. Apply V_{PP}.

Power-down sequence should be the reverse of the above.

Input and Output Equivalent Circuits



Timing Diagram



Functional Block Diagram



Function Table

Serial Data Input	Clock Input	Shift Register Contents $I_1\ I_2\ I_3 \dots I_{N-1}\ I_N$	Serial Data Output	Strobe Input	Latch Contents $I_1\ I_2\ I_3 \dots I_{N-1}\ I_N$	Blanking Input	Output Contents $I_1\ I_2\ I_3 \dots I_{N-1}\ I_N$
H	⎍	H $R_1\ R_2 \dots R_{N-2}\ R_{N-1}$	R_{N-1}				
L	⎍	L $R_1\ R_2 \dots R_{N-2}\ R_{N-1}$	R_{N-1}				
X	⎎	$R_1\ R_2\ R_3 \dots R_{N-1}\ R_N$	R_N				
		X X X ... X X	X	L	$R_1\ R_2\ R_3 \dots R_{N-1}\ R_N$		
		$P_1\ P_2\ P_3 \dots P_{N-1}\ P_N$	P_N	H	$P_1\ P_2\ P_3 \dots P_{N-1}\ P_N$	L	$P_1\ P_2\ P_3 \dots P_{N-1}\ P_N$
					X X X ... X X	H	L L L ... L L

L = Low logic level
H = High logic level
X = Irrelevant
P = Present state
R = Previous state

Switching Waveforms



Input Timing



Output Switching Times

Pin Configurations

18-Pin DIP

Pin	Function	Pin	Function
1	Q8	10	Q3
2	Q7	11	Q2
3	Q6	12	Q1
4	Clock	13	Blanking
5	V_{SS}	14	Data in
6	V_{DD}	15	V_{BB}
7	LE (strobe)	16	Serial data out
8	Q5	17	Q10
9	Q4	18	Q9

20-Pin SOW

Pin	Function	Pin	Function
1	Q8	11	Q3
2	Q7	12	Q2
3	Q6	13	Q1
4	Clock	14	Blanking
5	V_{SS}	15	Data in
6	N/C	16	V_{BB}
7	V_{DD}	17	Serial data out
8	LE (strobe)	18	N/C
9	Q5	19	Q10
10	Q4	20	Q9

20-Pin Plastic PLCC

Pin	Function	Pin	Function
1	Q8	11	Q3
2	Q7	12	Q2
3	Q6	13	Q1
4	Clock	14	Blanking
5	N/C	15	Data In
6	V_{SS}	16	N/C
7	V_{DD}	17	V_{BB}
8	LE(Strobe)	18	Serial data out
9	Q5	19	Q10
10	Q4	20	Q9

Package Outlines



top view

18-pin DIP



top view

SOW-20



top view

20-pin PJ and PG Package

34-Channel Symmetric Row Driver

Ordering Information

Device	Package Options			
	44 J-Lead Quad Ceramic Chip Carrier	44 J-Lead Quad Plastic Chip Carrier	Die in waffle pack	44 J-Lead Quad Ceramic Chip Carrier (MIL-Std-883 Processed*)
HV7022-C	HV7022DJ-C	HV7022PJ-C	HV7022X-C	RBHV7022DJ-C

Features

- ☐ Processed with HVCMOS® technology
- ☐ Symmetric row drive (reduces latent imaging in ACTFEL displays)
- ☐ Output voltages up to 230V
- ☐ Low-power level shifting
- ☐ Source/Sink current 70mA (min.)
- ☐ Shift register speed 4MHz
- ☐ Pin-programmable shift direction
- ☐ 44-lead plastic & ceramic surface-mount packages
- ☐ Hi-Rel processing available

General Description

The HV7022-C is a low-voltage serial to high-voltage parallel converter with push-pull outputs. It is especially suited for use as a symmetric row driver in AC thin-film electroluminescent (ACTFEL) displays. The HV70 offers 34 output lines, a direction (DIR) pin to give CW or CCW shift register loading, output enable (OE), and polarity (POL) control. After DATA INPUT is entered (on the falling edge of CLOCK), a logic high will cause the output to swing to V_{PP} if POL is high, or to GND if POL is low.

Absolute Maximum Ratings

Supply voltage, V_{DD}[1]		-0.3V to +15V
Supply voltage, V_{PP}[1]		-0.3V to +250V
Logic input levels[1]		-0.3V to V_{DD} +0.3V
Ground current[2]		1.5A
Continuous total power dissipation[3]:	Ceramic	1500mW
	Plastic	1200mW
Operating temperature range	Commercial	-40°C to +85°C
	Military	-55°C to 125°C
Storage temperature range		-65°C to +150°C
Lead temperature 1.6mm (1/16 inch) from case for 10 seconds		260°C

Notes:
1. All voltages are referenced to GND.
2. Duty cycle is limited by the total power dissipated in the package.
3. For operation above 25°C ambient, derate linearly to 70°C at 12mW/°C.

Electrical Characteristics

(over recommended operating conditions of V_{DD} = 12V, T_A = 25°C and V_{PP} = 230V unless otherwise noted)

DC Characteristics

Symbol	Parameter		Min	Max	Units	Conditions
I_{DD}	V_{DD} supply current			10	mA	f_{CLK} = 4MHz
I_{PP}	High voltage supply current			4	mA	1 Output high[1]
				100	µA	All Outputs low or High-Z
				750	µA	All Outputs low or High-Z (125°C)
I_{DDQ}	Quiescent V_{DD} supply current			100	µA	All V_{IN} = GND or V_{DD}
V_{OH}	High-level output	HV_{OUT}	195		V	I_O= -70mA (-50mA)[2]
		Data out	11		V	I_O= -500µA
V_{OL}	Low-level output	HV_{OUT}		30	V	I_O= 70mA (+50mA)[2]
		Data out		1	V	I_O= 500µA
I_{IH}	High-level logic input current			1	µA	V_{IH} = 12V
I_{IL}	Low-level logic input current			-1	µA	V_{IL} = 0V

Note:

1. The total number of ON outputs times the duty cycle must not exceed the allowable package power disspation.
2. Over military temperature range (-55°C to 125°C).

AC Characteristics (V_{DD} = 12V, T_C = 25°C)

Symbol	Parameter	Min	Max	Units	Conditions
f_{CLK}	Clock frequency		4	MHz	
t_W	Pulse duration clock high or low	125		ns	
t_{SUD}	Data set-up time before falling clock	100		ns	
t_{HD}	Data hold time after falling clock	100		ns	
t_{SUC}	Setup time clock low before V_{PP}↑ or GND↓	300		ns	
t_{SUE}	Setup time enable high before V_{PP}↑ or GND↓	300		ns	
t_{SUP}	Setup time polarity high or low before V_{PP}↑ or GND↓	300		ns	
t_{HC}	Hold time clock high after V_{PP}↑ or GND↓	500		ns	
t_{HE}	Hold time enable high after V_{PP}↑ or GND↓	300		ns	
t_{HP}	Hold time polarity high or low after V_{PP}↑ or GND↓	300		ns	
t_{DHL}	Delay time high to low level output from clock		150	ns	C_L = 10pF
t_{DLH}	Delay time low to high level output from clock		200	ns	C_L = 10pF
t_{THL}	Transition time high to low level serial output		200	ns	C_L = 15pF
t_{TLH}	Transition time low to high level serial output		100	ns	C_L = 15pF
t_{ONH}	High level turn-on time Q outputs from enable		500	ns	I_O = -50 mA, V_{OH} =195V R_L = 2 kΩ to 95V
t_{ONL}	Low level turn-on time Q outputs from enable		500	ns	I_O = 50 mA, V_{OH} =130V R_L = 2 kΩ to 30V
t_{OFFH}	High level turn-off time Q outputs from enable		1000	ns	I_O = -50 mA, V_{OH} =195V R_L = 2 kΩ to 95V
t_{OFFL}	Low level turn-off time Q outputs from enable		500	ns	I_O = 50 mA, V_{OH} =130V R_L = 2 kΩ to 30V
	Slew rate, V_{PP} or GND		45	V/µs	With one active output driving a 4.7 nF load to V_{PP} or GND

Recommended Operating Conditions

Symbol	Parameter		Min	Max	Units
V_{DD}	Logic supply voltage		10.8	13.2	
V_{PP}	High voltage supply			230	V
V_{IH}	High-level input voltage	V_{DD} = 10.8V	8.1		V
		V_{DD} = 13.2V	9.9		
V_{IL}	Low-level input voltage	V_{DD} = 10.8V		2.7	V
		V_{DD} = 13.2V		3.3	
f_{CLK}	Clock frequency			4	MHz
T_A	Operating free-air temperature	Commercial	0	+70	°C
		Military Hi-Rel (RB)	-55	+125	°C
I_{OD}	Allowable pulse current through output diodes			300	mA

Note:
Power-up sequence should be the following:

1. Connect ground.
2. Apply V_{DD}.
3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
4. Apply V_{PP}.

Power-down sequence should be the reverse of the above.

Input and Output Equivalent Circuits



Switching Waveforms



Functional Block Diagram



Function Table

I/O Relations	Inputs					Outputs		
	CLK	DIR	Data	POL	OE	Shift Reg	HV Outputs	Data Out
O/P HIGH	X	X	H	H	H	*	H	
O/P OFF	X	X	L	H	H	*	HIGH-Z	*
O/P LOW	X	X	H	L	H	*	L	*
O/P OFF	X	X	L	L	H	*	HIGH-Z	*
O/P OFF	X	X	X	X	L	*	All O/P HIGH-Z	*
Load S/R, set DIR	↓	L	X	X	X	$Q_n \rightarrow Q_{n+1}$	*	Q_{34}
	↓	H	X	X	X	$Q_n \rightarrow Q_{n-1}$	*	Q_1
	No ↓	X	X	X	X	*	No Change	No Change

Notes:

H = logic high level, L = logic low level, X = irrelevant, ↓ = high-to-low transition,

$Q_1 = HV_{OUT}$ 1, $Q_n = HV_{OUT}(n)$, etc.

* = dependent on previous state and whether an O/P or S/R command occured.

HV_{OUT} Characteristics



Output N-Channel Characteristics through FET



Output P-Channel Characteristics through FET

Pin Configurations

HV70
44 Pin J-Lead Package

Pin	Function	Pin	Function
1	HV_{OUT} 18/17	23	DIR
2	HV_{OUT} 17/18	24	V_{DD}
3	HV_{OUT} 16/19	25	Polarity
4	HV_{OUT} 15/20	26	Data In
5	HV_{OUT} 14/21	27	V_{PP}
6	HV_{OUT} 13/22	28	N/C
7	HV_{OUT} 12/23	29	HV_{OUT} 34/1
8	HV_{OUT} 11/24	30	HV_{OUT} 33/2
9	HV_{OUT} 10/25	31	HV_{OUT} 32/3
10	HV_{OUT} 9/26	32	HV_{OUT} 31/4
11	HV_{OUT} 8/27	33	HV_{OUT} 30/5
12	HV_{OUT} 7/28	34	HV_{OUT} 29/6
13	HV_{OUT} 6/29	35	HV_{OUT} 28/7
14	HV_{OUT} 5/30	36	HV_{OUT} 27/8
15	HV_{OUT} 4/31	37	HV_{OUT} 26/9
16	HV_{OUT} 3/32	38	HV_{OUT} 25/10
17	HV_{OUT} 2/33	39	HV_{OUT} 24/11
18	HV_{OUT} 1/34	40	HV_{OUT} 23/12
19	Data Out	41	HV_{OUT} 22/13
20	Output Enable	42	HV_{OUT} 21/14
21	Clock	43	HV_{OUT} 20/15
22	GND	44	HV_{OUT} 19/16

Note:
Pin designation for DIR L/H
Example: For DIR = L, pin 1 is HV_{OUT} 18
For DIR = H, pin 1 is HV_{OUT} 17

Package Outline



top view
44-pin J-Lead Package

40-Channel Symmetric Row Driver

Ordering Information

Device	Package Options			
	80-Lead Ceramic Gullwing	64-Lead 3-Sided Plastic Gullwing	Die in waffle pack	80-Lead Ceramic Gullwing (MIL-STD-883 Processed*)
HV7224	HV7224DG	HV7224PG	HV7224X	RBHV7224DG
HV7324	–	–	HV7324X**	–

* For Hi-Rel process flows, refer to page 5-3 of the Databook.
** Refer to die specification section for dimensions.

Features

- Processed with HVCMOS® technology
- Symmetric row drive (reduces latent imaging in ACTFEL displays)
- Output voltage up to 240V
- Low-power level shifting
- Source/Sink current 70mA (min.)
- Shift Register Speed 3MHz
- Pin-programmable shift direction (DIR, SHIFT)
- Hi-Rel processing available

Absolute Maximum Ratings

Supply voltage, V_{DD}[1]		-0.5V to +7V
Supply voltage, V_{PP}		-0.5V to +260V
Logic input levels		-0.5V to V_{DD} +0.5V
Continuous total power dissipation[2]	Ceramic	1500mW
	Plastic	1200mW
Operating temperature range	Industrial	-40°C to +85°C
	Military	-55°C to +125°C
Storage temperature range		-65°C to +150°C
Lead temperature 1.6mm (1/16 inch) from case for 10 seconds		260°C

Notes: 1. All voltages are referenced to GND.
2. For operation above 25°C ambient, derate linearly to 70°C at 12mW/°C.

General Description

The HV72 and HV73 are low-voltage serial to high-voltage parallel converters with push-pull outputs. They are especially suitable for use as a symmetric row driver in AC thin-film electroluminescent (ACTFEL) displays.

When the data reset pin (DR_{IO}) is at logic high, it will reset all the outputs of the internal shift register to zero. At the same time, the output of the shift register will start shifting a logic high from the least significant bit to the most significant bit. The DR_{IO} can be triggered at any time. The DIR and SHIFT pins control the direction of data shift through the device. When DIR is at logic high, DR_{IOA} is the input and DR_{IOB} is the output. When DIR is grounded, DR_{IOB} is the input and the DR_{IOA} is the output. See the Output Sequence Operation Table for output sequence. The $\overline{POL}$ and $\overline{OE}$ pins perform the polarity select and output enable function respectively. Data is loaded on the low to high transition of the clock. A logic high will cause the output to swing to V_{PP} if $\overline{POL}$ is high, or to GND if $\overline{POL}$ is low. All outputs will be in High-Z state if $\overline{OE}$ is at logic high. Data output buffers are provided for cascading devices.

The HV73 has the same electrical characteristics as the HV72. The HV73 is designed and laidout for flip chip assembly and is available only in die form.

Electrical Characteristics

(over recommended operating conditions of V_{DD} = 5V, V_{PP} = 240V, and T_A = 25°C unless noted)

DC Characteristics

Symbol	Parameter		Min	Max	Units	Conditions
I_{DD}	V_{DD} supply current			10	mA	f_{CLK} = 3MHz
I_{PP}	High voltage supply current			2.0	mA	Outputs low or High-Z
				4.0	mA	One Output High[1]
I_{DDQ}	Quiescent V_{DD} supply current			100	µA	All V_{IN} = GND or V_{DD}
V_{OH}	High-level output	HV_{OUT}	190		V	I_O= -70mA (-50mA)[2]
		Data out	4.5		V	I_O= -100µA
V_{OL}	Low-level output	HV_{OUT}		50	V	I_O= 70mA (50mA)[2]
		Data out		0.5	V	I_O= 100µA
I_{IH}	High-level logic input current			1	µA	V_{IH} = V_{DD}
I_{IL}	Low-level logic input current			-1	µA	V_{IL} = 0V

Notes:

1. Only one output can be turned on at a time.
2. Over military temperature range.

AC Characteristics

Symbol	Parameter	Min	Max	Units	Conditions
f_{CLK}	Clock frequency		3	MHz	
$t_{W\ (H/L)}$	Pulse width - clock high or low	150		ns	
t_{SUD}	Data set-up time before clock rises	50		ns	
t_{HD}	Data hold time after clock rises	50		ns	
t_{SUC}	HV_{OUT} delay from clock rises (Hi-Z to H or L)		1	µs	C_L = 330pF // R_L = 10kΩ
t_{SUE}	HV_{OUT} delay from $\overline{\text{Output Enable}}$ falls		600	ns	C_L = 330pF // R_L = 10kΩ
t_{HC}	HV_{OUT} delay from clock rises (H or L to Hi-Z)		2	µs	C_L = 330pF // R_L = 10kΩ
t_{HE}	HV_{OUT} delay from $\overline{\text{Output Enable}}$ rises		600	ns	C_L = 330pF // R_L = 10kΩ
t_{DHL}*	Delay time clock to data output falls		250	ns	C_L = 15pF
t_{DLH}*	Delay time clock to data output rises		250	ns	C_L = 15pF
t_{ONF}	HV_{OUT} fall time		2	µs	C_L = 330pF // R_L = 10kΩ
t_{ONR}	HV_{OUT} rise time		2	µs	C_L = 330pF // R_L = 10kΩ
t_{POW}	$\overline{\text{POL}}$ pulse width	3		µs	
t_{OEW}	$\overline{\text{Output Enable}}$ pulse width	3		µs	
	Slew rate, V_{PP} or GND		45	V/µs	One active output driving 4.7nF load

* The delay is measured from the trailing edge of the clock but the data is triggered by the rising edge of the clock. There is an internal delay for the data output which is equal to t_{WH}. Therefore the delay is measured from the trailing edge of the clock.

Recommended Operating Conditions

Symbol	Parameter		Min	Max	Units
V_{DD}	Logic supply voltage		4.5	5.5	V
V_{PP}	High voltage supply†		0	240	V
V_{IH}	High-level input voltage		0.7 V_{DD}	V_{DD}	V
V_{IL}	Low-level input voltage		0	0.2V_{DD}	V
f_{CLK}	Clock frequency			3	MHz
I_O	High voltage output current			±70	mA
T_A	Operating free-air temperature	Industrial	-40	+85	°C
		Military Hi-Rel (RB)	-55	+125	°C
I_{OD}	Allowable pulse current through output diode			300	mA

Notes:
† Output will not switch at V_{PP} = 0V.
Power-up sequence should be the following:

1. Connect ground.
2. Apply V_{DD}.
3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
4. Apply V_{PP}.

Power-down sequence should be the reverse of the above.

Input and Output Equivalent Circuits



Switching Waveforms



Functional Block Diagram



Function Table

I/O Relations	Inputs					HV Outputs
	CLK	DIR	S/R Data	$\overline{POL}$	$\overline{OE}$	
O/P HIGH	X	X	H	H	L	H
O/P OFF	X	X	L	X	L	HIGH-Z
O/P LOW	X	X	H	L	L	L
O/P OFF	X	X	X	X	H	All O/P HIGH-Z

Notes:
H = logic high level, L = logic low level, X = irrelevant

Output Sequence Operation Table

DIR	Shift	Data Reset In	Data Reset Out	HV_{OUT}# Sequence	Direction*	Option (See pin-out on P. 12-146)
L	L	DR_{IOB}	DR_{IOA}[1]	40 → 1		A
H	L	DR_{IOA}	DR_{IOB}[2]	1 → 40		A
L	H	DR_{IOB}	DR_{IOA}[1]	20 → 1 → 40 → 21		B
H	H	DR_{IOA}	DR_{IOB}[2]	21 → 40 → 1 → 20		B

* Reference to package outline or chip layout drawing.
1.DR_{IOA} is DR_{IOB} delayed by 40 clock pulses.
2. DR_{IOB} is DR_{IOA} delayed by 40 clock pulses.

Pin Configurations

HV72
Option A:

Pin	Function	Pin	Function
1	HV_{OUT} 1/40	33	NC
2	HV_{OUT} 2/39	34	DR_{IOB}
3	HV_{OUT} 3/38	35	$\overline{OE}$
4	HV_{OUT} 4/37	36	NC
5	HV_{OUT} 5/36	37	$\overline{POL}$
6	HV_{OUT} 6/35	38	NC
7	HV_{OUT} 7/34	39	V_{DD}
8	HV_{OUT} 8/33	40	NC
9	HV_{OUT} 9/32	41	GND (Logic)
10	HV_{OUT} 10/31	42	GND (Power)
11	HV_{OUT} 11/30	43	NC
12	HV_{OUT} 12/29	44	V_{PP}
13	HV_{OUT} 13/28	45	HV_{OUT} 21/20
14	HV_{OUT} 14/27	46	HV_{OUT} 22/19
15	HV_{OUT} 15/26	47	HV_{OUT} 23/18
16	HV_{OUT} 16/25	48	HV_{OUT} 24/17
17	HV_{OUT} 17/24	49	HV_{OUT} 25/16
18	HV_{OUT} 18/23	50	HV_{OUT} 26/15
19	HV_{OUT} 19/22	51	HV_{OUT} 27/14
20	HV_{OUT} 20/21	52	HV_{OUT} 28/13
21	V_{PP}	53	HV_{OUT} 29/12
22	NC	54	HV_{OUT} 30/11
23	GND (Power)	55	HV_{OUT} 31/10
24	GND (Logic)	56	HV_{OUT} 32/9
25	DIR	57	HV_{OUT} 33/8
26	V_{DD}	58	HV_{OUT} 34/7
27	CLK	59	HV_{OUT} 35/6
28	NC	60	HV_{OUT} 36/5
29	SHIFT	61	HV_{OUT} 37/4
30	NC	62	HV_{OUT} 38/3
31	DR_{IOA}	63	HV_{OUT} 39/2
32	NC	64	HV_{OUT} 40/1

Note: Pin designation for DIR H/L, SHIFT = L.
Example: For DIR = H, pin 1 is HV_{OUT}1.
For DIR = L, pin 1 is HV_{OUT}40.
Pins 65–80 are NC (ceramic only).

HV72
Option B:

Pin	Function	Pin	Function
1	HV_{OUT} 20/21	33	NC
2	HV_{OUT} 19/22	34	DR_{IOB}
3	HV_{OUT} 18/23	35	$\overline{OE}$
4	HV_{OUT} 17/24	36	NC
5	HV_{OUT} 16/25	37	$\overline{POL}$
6	HV_{OUT} 15/26	38	NC
7	HV_{OUT} 14/27	39	V_{DD}
8	HV_{OUT} 13/28	40	NC
9	HV_{OUT} 12/29	41	GND (Logic)
10	HV_{OUT} 11/30	42	GND (Power)
11	HV_{OUT} 10/31	43	NC
12	HV_{OUT} 9/32	44	V_{PP}
13	HV_{OUT} 8/33	45	HV_{OUT} 40/1
14	HV_{OUT} 7/34	46	HV_{OUT} 39/2
15	HV_{OUT} 6/35	47	HV_{OUT} 38/3
16	HV_{OUT} 5/36	48	HV_{OUT} 37/4
17	HV_{OUT} 4/37	49	HV_{OUT} 36/5
18	HV_{OUT} 3/38	50	HV_{OUT} 35/6
19	HV_{OUT} 2/39	51	HV_{OUT} 34/7
20	HV_{OUT} 1/40	52	HV_{OUT} 33/8
21	V_{PP}	53	HV_{OUT} 32/9
22	NC	54	HV_{OUT} 31/10
23	GND (Power)	55	HV_{OUT} 30/11
24	GND (Logic)	56	HV_{OUT} 29/12
25	DIR	57	HV_{OUT} 28/13
26	V_{DD}	58	HV_{OUT} 27/14
27	CLK	59	HV_{OUT} 26/15
28	NC	60	HV_{OUT} 25/16
29	SHIFT	61	HV_{OUT} 24/17
30	NC	62	HV_{OUT} 23/18
31	DR_{IOA}	63	HV_{OUT} 22/19
32	NC	64	HV_{OUT} 21/20

Note: Pin designation for DIR L/H, SHIFT = H.
Example: For DIR = L, pin 1 is HV_{OUT}20.
For DIR = H, pin 1 is HV_{OUT}21.
Pins 65–80 are NC (ceramic only).

Package Outline



top view

3-sided Plastic 64-pin Gullwing Package



top view

80-pin Ceramic Gullwing Package

40MHz, 32-Channel Serial to Parallel Converter with Push-Pull Outputs

Ordering Information

	Package Options		
Device	**64 Pin Plastic Gullwing**	**80-Lead Ceramic Gullwing**	**Die in Wafer Form**
HV76	HV7620PG	HV7620DG	HV7620XW

* For Hi-Rel process flows, refer to page 5-3 of the Databook.

Features

- ☐ Processed with HVCMOS® technology
- ☐ 5V CMOS logic and 12V supply rail
- ☐ Output voltage up to 200V
- ☐ Low power level shifting
- ☐ Source/sink current minimum 50mA
- ☐ 40MHz equivalent data rate
- ☐ Chip select
- ☐ Polarity function
- ☐ Forward and reverse shifting options (DIR pin)
- ☐ Latched outputs

General Description

The HV76 is a low-voltage serial to high-voltage parallel converter with push-pull outputs. This device has been designed for use as a driver for color AC plasma displays.

The device has 4 parallel 8-bit shift registers permitting data rate 4 times the speed of one. The data are clocked in simultaneously on all four data inputs with a single clock. Data are shifted in on a low to high transition of the clock. The latches and control logic perform the output enable function.

The DIR pin causes clockwise (CW) shifting when connected to V_{DD1}, and counterclockwise (CCW) shifting when connected to GND. Operation of the shift register is not affected by the $\overline{LE}$ (latch enable) input. Transfer of data from the shift registers to the latches occurs when the $\overline{LE}$ input is high. Data is stored in the latches when $\overline{LE}$ is low. The current source on the logic inputs provide active pull up when the input pins are open.

Absolute Maximum Ratings

Supply voltage[1], V_{DD1}	-0.5V to +15V
Supply voltage[1], V_{DD2}	-0.5V to +15V
Supply voltage[1], V_{PP}	-0.5V to +225V
Logic input levels[1]	-2.0V to V_{DD1}+2.0V
Operating temperature range	-55°C to +85°C
Storage temperature range	-65°C to +150°C

Note:

1.All voltages are referenced to GND.

Electrical Characteristics (over recommended operating conditions unless noted)

DC Characteristics (V_{DD1} = 5V, V_{DD2} = 12V, V_{PP} = 200V and T_A = 25°C)

Symbol	Parameters	Min	Max	Units	Condition
I_{DD1}	V_{DD1} supply current		5	mA	f_{CLK} =10MHz
I_{DD2}	V_{DD2} supply current		20	mA	$V_{DD2} = V_{DD2}$ max f_{CLK} = 10 MHz
I_{PP}	High voltage supply current		2	mA	All output high or low
I_{DD1Q}	Quiescent V_{DD1} supply current		100	µA	All input = V_{DD1}
I_{DD2Q}	Quiescent V_{DD2} supply current		100	µA	All input = V_{DD1}
V_{OH}	High-level output	185		V	I_O = -50mA
V_{OL}	Low-level output		20	V	I_O = 50mA
I_{IH}	High-level logic input current		1.0	µA	$V_{IN} = V_{DD1}$
I_{IL}	Low-level logic input current		-10	µA	V_{IN} = 0V
V_{GG}	HVGND to LVGND voltage difference	-1.0	1.0	V	

AC Characteristics (Logic signal inputs and data inputs have t_r, $t_f \leq$ 5ns. V_{DD1} = 5V or 12V, V_{DD2} = 12V, V_{PP} = 200V)

Symbol	Parameters		Min	Max	Units	Condition
f_{CLK}	Clock frequency	V_{DD1} = 5V		10	MHz	Per register C_L = 15pF
		V_{DD1} = 12V		5	MHz	Per register C_L = 15pF
t_{WL}, t_{WH}	Clock width high or low		40		ns	
t_{SU}	Data set-up time		20		ns	
t_H	Data hold time		20		ns	
t_{ON}, t_{OFF}	Time from $\overline{LE}$ to HV_{OUT}		10	275	ns	C_L = 15pF
t_{WLE}	Width of $\overline{LE}$ pulse		25		ns	
t_{DLE}	Delay time clock to $\overline{LE}$ low to high		50		ns	
t_{SLE}	$\overline{LE}$ setup time before clock rises		20		ns	
t_{DLF}, t_{DLN}	$\overline{BL}$ or CS low to high to HV_{OUT}			250	ns	
t_{COF}, t_{CON}	Clock to HV_{OUT}			275	ns	
t_{DLH}	Delay time clock to data low to high			125	ns	C_L = 15pF
t_{DHL}	Delay time clock to data high to low			125	ns	C_L = 15pF

Recommended Operating Conditions

Symbol	Parameters		Min	Max	Unit
V_{DD1}	Logic supply voltage		4.5	V_{DD2}	V
V_{DD2}	12V supply voltage		10.8	13.2	V
V_{PP}	High voltage supply voltage		50	200	V
V_{IH}	High-level input voltage		V_{DD1}-0.5V	V_{DD1}	V
V_{IL}	Low-level input voltage		0	0.5	V
f_{CLK}	Clock frequency	V_{DD1} = 5V		10	MHz
		V_{DD1} = 12V		5	MHz
T_A	Operating free-air temperature		-55	+85	°C
I_{OD}	Allowable pulsed current through ouptut diodes[1]			500	mA
$I_{GND(Vpp)}$	Allowable pulsed V_{PP} or HVGND current[1]			16	A
$V_{PP(SLEW)}$[2]	Slew rate of V_{PP}			340	V/µs

Notes:

1.The current pulse width = 500ns, duty cycle = 5%.

2.This device cannot be hot-switched for output frequency greater than 500Hz. For output frequency greater than 500Hz, V_{PP} must be ramped.

Input and Output Equivalent Circuits



Switching Waveforms



Functional Block Diagram



Function Table

Function	Inputs													HV Outputs			
	$D_{IN}A$	$D_{IN}B$	$D_{IN}C$	$D_{IN}D$	CLK	$\overline{LE}$	DIR	$\overline{BLA}$	$\overline{BLB}$	$\overline{BLC}$	$\overline{BLD}$	CS	$\overline{POL}$	A	B	C	D
All O/P High	X	X	X	X	X	X	X	X	X	X	X	L	L	H	H	H	H
All O/P Low	X	X	X	X	X	X	X	X	X	X	X	L	H	L	L	L	L
"A" Outputs Low	X	X	X	X	X	X	X	L	X	X	X	X	H	L	*	*	*
Normal Polarity	X	X	X	X	X	X	X	H	H	H	H	H	H	No Inversion			
Outputs Inverted	X	X	X	X	X	X	X	H	H	H	H	H	L	Inversion			
Transparent Mode	H	L	L	L	↑	H	X	H	H	H	H	H	H	H	L	L	L
Data Stored	X	X	X	X	X	L	X	H	H	H	H	H	H	Stored Data			
Shift CW	X	X	X	X	↑	H	H	H	H	H	H	H	X	A_N → A_{N+1}	B_N → B_{N+1}	C_N → C_{N+1}	D_N → D_{N+1}
Shift CCW	X	X	X	X	↑	H	L	H	H	H	H	H	X	A_N → A_{N-1}	B_N → B_{N-1}	C_N → C_{N-1}	D_N → D_{N-1}

Note:
H = High level, L = Low level, X = Irrelevant, ↑ = Low to high transition.
* = Dependent on previous stage's state before the last CLK ↑ for last $\overline{LE}$ high.

Pin Configurations

HV76

Pin	Function	Pin	Function
1	HVGND	33	CS
2	V_{PP}	34	$D_{OUT}B$
3	$HV_{OUT}D8$	35	$D_{IN}B$
4	$HV_{OUT}C8$	36	$D_{IN}A$
5	$HV_{OUT}B8$	37	$D_{OUT}A$
6	$HV_{OUT}A8$	38	CLK
7	$HV_{OUT}D7$	39	$\overline{BLA}$
8	$HV_{OUT}C7$	40	$\overline{BLB}$
9	$HV_{OUT}B7$	41	V_{DD1}
10	$HV_{OUT}A7$	42	LVGND
11	$HV_{OUT}D6$	43	N/C
12	$HV_{OUT}C6$	44	HVGND
13	$HV_{OUT}B6$	45	HVGND
14	$HV_{OUT}A6$	46	V_{PP}
15	$HV_{OUT}D5$	47	$HV_{OUT}D4$
16	$HV_{OUT}C5$	48	$HV_{OUT}C4$
17	$HV_{OUT}B5$	49	$HV_{OUT}B4$
18	$HV_{OUT}A5$	50	$HV_{OUT}A4$
19	V_{PP}	51	$HV_{OUT}D3$
20	HVGND	52	$HV_{OUT}C3$
21	HVGND	53	$HV_{OUT}B3$
22	V_{DD2}	54	$HV_{OUT}A3$
23	$\overline{BLC}$	55	$HV_{OUT}D2$
24	$\overline{BLD}$	56	$HV_{OUT}C2$
25	$\overline{LE}$	57	$HV_{OUT}B2$
26	$D_{OUT}D$	58	$HV_{OUT}A2$
27	$D_{IN}D$	59	$HV_{OUT}D1$
28	$D_{IN}C$	60	$HV_{OUT}C1$
29	$D_{OUT}C$	61	$HV_{OUT}B1$
30	$\overline{POL}$	62	$HV_{OUT}A1$
31	LVGND	63	V_{PP}
32	DIR	64	HVGND

*Pins 65 to 80 are NC (ceramic only)

Package Outline



top view

3-sided Plastic 64-pin Gullwing Package



top view

80-pin Ceramic Gullwing Package

Supertex inc.

32 MHz, 64-Channel Serial To Parallel Converter With Push-Pull Outputs

Ordering Information

Device	Package Options			
	80 Lead Quad Ceramic Gullwing	80 Lead Quad Plastic Gullwing	Die	80 Lead Quad Ceramic Gullwing (MIL-STD-883 Processed*)
HV77	HV7708DG	HV7708PG	HV7708X	RBHV7708DG

* For Hi-Rel process flows, refer to page 5-3 of the Databook.

Features

- ☐ Processed with HVCMOS® technology
- ☐ 5V CMOS logic
- ☐ Output voltages up to 80V
- ☐ Low power level shifting
- ☐ 32MHz equivalent data rate
- ☐ Latched data outputs
- ☐ Forward and reverse shifting options (DIR pin)
- ☐ Diode to V_{PP} allows efficient power recovery
- ☐ Outputs may be hot switched
- ☐ Hi-Rel processing available

Absolute Maximum Ratings

Supply voltage, V_{DD}[1]		-0.5V to +7.5V
Output voltage, V_{PP}[1]		-0.5V to +90V
Logic input levels[1]		-0.3V to V_{DD} +0.3V
Ground current[2]		1.5A
Continuous total power dissipation[3]	Ceramic	1500mW
	Plastic	1200mW
Operating temperature range		0 to 85°C
Storage temperature range		-65°C to +150°C
Lead temperature 1.6mm (1/16 inch) from case for 10 seconds		260°C

Notes:
1. All voltages are referenced to GND.
2. Limited by the total power dissipated in the package.
3. For operation above 25°C ambient, derate linearly to 70°C at 12mW/°C.

General Description

Not recommended for new designs. Please use HV577.

The HV77 is a low-voltage serial to high-voltage parallel converters with push-pull outputs. This device has been designed for use as a driver for electroluminescent displays. It can also be used in any application requiring multiple output high-voltage current sourcing and sinking capability such as driving plasma panels, vacuum fluorescent displays, or large matrix LCD displays.

The device has 4 parallel 16-bit shift registers, permitting data rates 4X the speed of one (they are clocked together). There are also 64 latches and control logic to perform the polarity select and blanking of the outputs. $HV_{OUT}1$ is connected to the first stage of the first shift register through the polarity and blanking logic. Data is shifted through the shift registers on the logic low to high transition of the clock. The DIR pin causes CCW shifting when connected to GND, and CW shifting when connected to V_{DD}. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register ($HV_{OUT}64$). Operation of the shift register is not affected by the $\overline{LE}$ (latch enable), $\overline{BL}$ (blanking), or the $\overline{POL}$ (polarity) inputs. Transfer of data from the shift registers to the latches occurs when the $\overline{LE}$ (latch enable) input is high. The data in the latches is stored when $\overline{LE}$ is low.

The HV77 has output sourcing/sinking current capability of ±15mA. For all new designs requiring source/sink capabilities of ±12mA, the HV577 is recommended. The HV577 is a die shrink version of the HV77.

Electrical Characteristics (over recommended operating conditions unless noted)

DC Characteristics

Symbol	Parameter		Min	Max	Units	Conditions
I_{DD}	V_{DD} supply current			15	mA	$V_{DD} = V_{DD}$ max f_{CLK} = 8MHz
I_{PP}	High voltage supply current			100	µA	Outputs high
				100	µA	Outputs low
I_{DDQ}	Quiescent V_{DD} supply current			100	µA	All $V_{IN} = V_{DD}$
V_{OH}	High-level output	HV_{OUT} HV77	72		V	I_O= 15mA, V_{PP} = 80V
		Data out	V_{DD} - 0.5		V	I_O= -100µA
V_{OL}	Low-level output	HV_{OUT} HV77		8	V	I_O = -15mA, V_{PP} = 80V
		Data out		0.5	V	I_O= 100µA
I_{IH}	High-level logic input current			1	µA	$V_{IH} = V_{DD}$
I_{IL}	Low-level logic input current			-1	µA	V_{IL} = 0V

AC Characteristics (T_A = 85°C max. Logic signal inputs and Data inputs have t_r, $t_f \leq$ 5ns [10% and 90% points])

Symbol	Parameter	Min	Max	Units	Conditions
f_{CLK}	Clock frequency		8	MHz	Per Register
t_{WL},t_{WH}	Clock width high or low	62		ns	
t_{SU}	Data set-up time before clock rises	10		ns	
t_H	Data hold time after clock rises	15		ns	
t_{ON}, t_{OFF}	Time from latch enable to HV_{OUT}		500	ns	C_L = 15pF
t_{DHL}	Delay time clock to data high to low		70	ns	C_L = 15pF
t_{DLH}	Delay time clock to data low to high		70	ns	C_L = 15pF
t_{DLE}*	Delay time clock to $\overline{LE}$ low to high	25		ns	
t_{WLE}	Width of $\overline{LE}$ pulse	25		ns	
t_{SLE}	$\overline{LE}$ set-up time before clock rises	0		ns	

* t_{DLE} is not required but is recommended to produce stable HV outputs and thus minimize power dissipation and current spikes (allows internal SR output to stabilize).

Recommended Operating Conditions

Symbol	Parameter		Min	Max	Units
V_{DD}	Logic supply voltage		4.5	5.5	V
V_{PP}	Output voltage		8	80	V
V_{IH}	High-level input voltage		V_{DD} -0.5V		V
V_{IL}	Low-level input voltage		0	0.5	V
f_{CLK}	Clock frequency per register			8	MHz
T_A	Operating free-air temperature	Commercial	0	+70	°C
		Military Hi-Rel (RB)	-55	+125	

Note: Power-up sequence should be the following:

1. Connect ground.
2. Apply V_{DD}.
3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
4. Apply V_{PP}.

Power-down sequence should be the reverse of the above.
The V_{PP} should not drop below V_{DD} during operations.

Input and Output Equivalent Circuits



Switching Waveforms



Functional Block Diagram



Note: Each SR (shift register) provides 16 outputs. SR1 supplies every fourth output starting with 1; SR2 supplies every fourth output with 2, etc.

Function Table

Function	Inputs						Outputs		
	Data	CLK	$\overline{LE}$	$\overline{BL}$	$\overline{POL}$	DIR	Shift Reg	HV Outputs	Data Out
All O/P High	X	X	X	L	L	X		H	
All O/P Low	X	X	X	L	H	X		L	
O/P Normal	X	X	X	H	H	X		No inversion	
O/P Inverted	X	X	X	H	L	X		Inversion	
Data Falls Through (Latches Transparent)	L	↑	H	H	H	X	L	L	
	H	↑	H	H	H	X	H	H	
	L	↑	H	H	L	X	L	H	
	H	↑	H	H	L	X	H	L	
Data Stored/ Latches Loaded	X	X	L	H	H	X	*	Stored Data	
	X	X	L	H	L	X	*	Inversion of Stored Data	
I/O Relation	$D_{I/O}1$-4A	↑	H	H	H	H	$Q_n \rightarrow Q_{n+1}$	New H or L	$D_{I/O}1 - 4B$
	$D_{I/O}1$-4A	↑	L	H	H	H	$Q_n \rightarrow Q_{n+1}$	Previous H or L	$D_{I/O}1 - 4B$
	$D_{I/O}1$-4B	↑	L	H	H	L	$Q_n \rightarrow Q_{n-1}$	Previous H or L	$D_{I/O}1 - 4A$
	$D_{I/O}1$-4B	↑	H	H	H	L	$Q_n \rightarrow Q_{n-1}$	New H or L	$D_{I/O}1 - 4A$

Notes: * = dependent on previous stage's state. See Pin configuration for D_{IN} and D_{OUT} pin designation for CW and CCW shift.

Pin Configurations

HV77
80-pin Gullwing

Pin	Function	Pin	Function
1	HV_{OUT} 24/41	41	HV_{OUT} 64/1
2	HV_{OUT} 23/42	42	HV_{OUT} 63/2
3	HV_{OUT} 22/43	43	HV_{OUT} 62/3
4	HV_{OUT} 21/44	44	HV_{OUT} 61/4
5	HV_{OUT} 20/45	45	HV_{OUT} 60/5
6	HV_{OUT} 19/46	46	HV_{OUT} 59/6
7	HV_{OUT} 18/47	47	HV_{OUT} 58/7
8	HV_{OUT} 17/48	48	HV_{OUT} 57/8
9	HV_{OUT} 16/49	49	HV_{OUT} 56/9
10	HV_{OUT} 15/50	50	HV_{OUT} 55/10
11	HV_{OUT} 14/51	51	HV_{OUT} 54/11
12	HV_{OUT} 13/52	52	HV_{OUT} 53/12
13	HV_{OUT} 12/53	53	HV_{OUT} 52/13
14	HV_{OUT} 11/54	54	HV_{OUT} 51/14
15	HV_{OUT} 10/55	55	HV_{OUT} 50/15
16	HV_{OUT} 9/56	56	HV_{OUT} 49/16
17	HV_{OUT} 8/57	57	HV_{OUT} 48/17
18	HV_{OUT} 7/58	58	HV_{OUT} 47/18
19	HV_{OUT} 6/59	59	HV_{OUT} 46/19
20	HV_{OUT} 5/60	60	HV_{OUT} 45/20
21	HV_{OUT} 4/61	61	HV_{OUT} 44/21
22	HV_{OUT} 3/62	62	HV_{OUT} 43/22
23	HV_{OUT} 2/63	63	HV_{OUT} 42/23
24	HV_{OUT} 1/64	64	HV_{OUT} 41/24
25	D_{IN} 1/D_{OUT} 4(A)	65	HV_{OUT} 40/25
26	D_{IN} 2/D_{OUT} 3(A)	66	HV_{OUT} 39/26
27	D_{IN} 3/D_{OUT} 2(A)	67	HV_{OUT} 38/27
28	D_{IN} 4/D_{OUT} 1(A)	68	HV_{OUT} 37/28
29	$\overline{LE}$	69	HV_{OUT} 36/29
30	CLK	70	HV_{OUT} 35/30
31	$\overline{BL}$	71	HV_{OUT} 34/31
32	V_{DD}	72	HV_{OUT} 33/32
33	DIR	73	HV_{OUT} 32/33
34	GND	74	HV_{OUT} 31/34
35	$\overline{POL}$	75	HV_{OUT} 30/35
36	D_{OUT} 4/D_{IN} 1(B)	76	HV_{OUT} 29/36
37	D_{OUT} 3/D_{IN} 2(B)	77	HV_{OUT} 28/37
38	D_{OUT} 2/D_{IN} 3(B)	78	HV_{OUT} 27/38
39	D_{OUT} 1/D_{IN} 4(B)	79	HV_{OUT} 26/39
40	V_{PP}	80	HV_{OUT} 25/40

Note: Pin designation for DIR = H/L.
Example: For DIR = H, pin 41 is HV_{OUT} 64.
For DIR = L, pin 41 is HV_{OUT} 1.
For CW/CCW Shift see function table $Q_N \rightarrow Q_N+1$.

Package Outline



top view

80-pin Gullwing Package



16 MHz, 64-Channel Serial To Parallel Converter With Push-Pull Outputs

Ordering Information

Device	Package Options			
	80 Lead Quad Ceramic Gullwing	80 Lead Quad Plastic Gullwing	Die	80 Lead Quad Ceramic Gullwing (MIL-STD-883 Processed*)
HV78	HV7808DG	HV7808PG	HV7808X	RBHV7808DG

* For Hi-Rel process flows, refer to page 5-3 of the Databook.

Features

- ☐ Processed with HVCMOS® technology
- ☐ 5V CMOS logic
- ☐ Output voltages up to 80V
- ☐ Low power level shifting
- ☐ Source/sink current minimum 15mA
- ☐ 16MHz equivalent data rate
- ☐ Latched data outputs
- ☐ Forward and reverse shifting options (DIR pin)
- ☐ Diode to V_{PP} allows efficient power recovery
- ☐ Outputs may be hot switched
- ☐ Hi-Rel processing available

General Description

The HV78 is a low-voltage serial to high-voltage parallel converter with push-pull outputs. This device has been designed for use as a driver for electroluminescent displays. It can also be used in any application requiring multiple output high-voltage current sourcing and sinking capability such as driving plasma panels, vacuum fluorescent displays, or large matrix LCD displays.

The device has 2 parallel 32-bit shift registers, permitting data rates 2X the speed of one (they are clocked together). There are also 64 latches and control logic to perform the polarity select and blanking of the outputs. $HV_{OUT}1$ is connected to the first stage of the first shift register through the polarity and blanking logic. Data is shifted through the shift registers on the logic low to high transition of the clock. The DIR pin causes CCW shifting when connected to GND, and CW shifting when connected to V_{DD}. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register ($HV_{OUT}64$). Operation of the shift register is not affected by the $\overline{LE}$ (latch enable), $\overline{BL}$ (blanking), or the $\overline{POL}$ (polarity) inputs. Transfer of data from the shift registers to the latches occurs when the $\overline{LE}$ (latch enable) input is high. The data in the latches is stored when $\overline{LE}$ is low.

Absolute Maximum Ratings

Supply voltage, V_{DD}[1]		-0.5V to +7.5V
Output voltage, V_{PP}[1]		-0.5V to +90V
Logic input levels[1]		-0.3V to V_{DD} +0.3V
Ground current[2]		1.5A
Continuous total power dissipation[3]	Ceramic	1500mW
	Plastic	1200mW
Operating temperature range		0 to 85°C
Storage temperature range		-65°C to +150°C
Lead temperature 1.6mm (1/16 inch) from case for 10 seconds		260°C

Notes:
1. All voltages are referenced to GND.
2. Limited by the total power dissipated in the package.
3. For operation above 25°C ambient, derate linearly to 70°C at 12mW/°C.

Electrical Characteristics (over recommended operating conditions unless noted)

DC Characteristics

Symbol	Parameter		Min	Max	Units	Conditions
I_{DD}	V_{DD} supply current			15	mA	$V_{DD} = V_{DD}$ max f_{CLK} = 8MHz
I_{PP}	High voltage supply current			100	µA	Outputs high
				100	µA	Outputs low
I_{DDQ}	Quiescent V_{DD} supply current			100	µA	All $V_{IN} = V_{DD}$
V_{OH}	High-level output	HV_{OUT}	72		V	I_O= -15mA, V_{PP} = 80V
		Data out	V_{DD} - 0.5		V	I_O= -100µA
V_{OL}	Low-level output	HV_{OUT}		8	V	I_O= 15mA, V_{PP} = 80V
		Data out		0.5	V	I_O= 100µA
I_{IH}	High-level logic input current			1	µA	$V_{IH} = V_{DD}$
I_{IL}	Low-level logic input current			-1	µA	V_{IL} = 0V

AC Characteristics (T_A = 85°C max. Logic signal inputs and Data inputs have t_r, $t_f \leq$ 5ns [10% and 90% points])

Symbol	Parameter	Min	Max	Units	Conditions
f_{CLK}	Clock frequency		8	MHz	Per Register
t_{WL},t_{WH}	Clock width high or low	62		ns	
t_{SU}	Data set-up time before clock rises	10		ns	
t_H	Data hold time after clock rises	15		ns	
t_{ON}, t_{OFF}	Time from latch enable to HV_{OUT}		500	ns	C_L = 15pF
t_{DHL}	Delay time clock to data high to low		70	ns	C_L = 15pF
t_{DLH}	Delay time clock to data low to high		70	ns	C_L = 15pF
t_{DLE}*	Delay time clock to $\overline{LE}$ low to high	25		ns	
t_{WLE}	Width of $\overline{LE}$ pulse	25		ns	
t_{SLE}	$\overline{LE}$ set-up time before clock rises	0		ns	

* t_{DLE} is not required but is recommended to produce stable HV outputs and thus minimize power dissipation and current spikes (allows internal SR output to stabilize).

Recommended Operating Conditions

Symbol	Parameter		Min	Max	Units
V_{DD}	Logic supply voltage		4.5	5.5	V
V_{PP}	Output voltage		8	80	V
V_{IH}	High-level input voltage		V_{DD} -0.5V		V
V_{IL}	Low-level input voltage		0	0.5	V
f_{CLK}	Clock frequency per register			8	MHz
T_A	Operating free-air temperature	Commercial	0	+70	°C
		Military Hi-Rel (RB)	-55	+125	

Note:

Power-up sequence should be the following:

1. Connect ground.
2. Apply V_{DD}.
3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
4. Apply V_{PP}.

Power-down sequence should be the reverse of the above.

The V_{PP} should not drop below V_{DD} during operations.

Input and Output Equivalent Circuits



Switching Waveforms



Functional Block Diagram



Function Table

Function	Inputs						Outputs		
	Data	CLK	$\overline{LE}$	$\overline{BL}$	$\overline{POL}$	DIR	Shift Reg	HV Outputs	Data Out
All O/P High	X	X	X	L	L	X		H	
All O/P Low	X	X	X	L	H	X		L	
O/P Normal	X	X	X	H	H	X		No inversion	
O/P Inverted	X	X	X	H	L	X		Inversion	
Data Falls Through (Latches Transparent)	L	↑	H	H	H	X	L	L	
	H	↑	H	H	H	X	H	H	
	L	↑	H	H	L	X	L	H	
	H	↑	H	H	L	X	H	L	
Data Stored/ Latches Loaded	X	X	L	H	H	X	*	Stored Data	
	X	X	L	H	L	X	*	Inversion of Stored Data	
I/O Relation	D_{IO}1-2A	↑	H	H	H	H	$Q_n \rightarrow Q_{n+1}$B	New H or L	D_{OI}1-2B
	D_{IO}1-2B	↑	L	H	H	L	$Q_n \rightarrow Q_{n+1}$A	Previous H or L	D_{OI}1-2A

Notes: * = dependent on previous stage's state.

Pin Configurations

HV78
80-pin Gullwing

Pin	Function	Pin	Function
1	HV_{OUT} 24/41	41	HV_{OUT} 64/1
2	HV_{OUT} 23/42	42	HV_{OUT} 63/2
3	HV_{OUT} 22/43	43	HV_{OUT} 62/3
4	HV_{OUT} 21/44	44	HV_{OUT} 61/4
5	HV_{OUT} 20/45	45	HV_{OUT} 60/5
6	HV_{OUT} 19/46	46	HV_{OUT} 59/6
7	HV_{OUT} 18/47	47	HV_{OUT} 58/7
8	HV_{OUT} 17/48	48	HV_{OUT} 57/8
9	HV_{OUT} 16/49	49	HV_{OUT} 56/9
10	HV_{OUT} 15/50	50	HV_{OUT} 55/10
11	HV_{OUT} 14/51	51	HV_{OUT} 54/11
12	HV_{OUT} 13/52	52	HV_{OUT} 53/12
13	HV_{OUT} 12/53	53	HV_{OUT} 52/13
14	HV_{OUT} 11/54	54	HV_{OUT} 51/14
15	HV_{OUT} 10/55	55	HV_{OUT} 50/15
16	HV_{OUT} 9/56	56	HV_{OUT} 49/16
17	HV_{OUT} 8/57	57	HV_{OUT} 48/17
18	HV_{OUT} 7/58	58	HV_{OUT} 47/18
19	HV_{OUT} 6/59	59	HV_{OUT} 46/19
20	HV_{OUT} 5/60	60	HV_{OUT} 45/20
21	HV_{OUT} 4 /61	61	HV_{OUT} 44/21
22	HV_{OUT} 3/62	62	HV_{OUT} 43/22
23	HV_{OUT} 2/63	63	HV_{OUT} 42/23
24	HV_{OUT} 1/64	64	HV_{OUT} 41/24
25	D_{IO} 1/D_{OI} 2(A)	65	HV_{OUT} 40/25
26	D_{IO} 2/D_{OI} 1(A)	66	HV_{OUT} 39/26
27	NC	67	HV_{OUT} 38/27
28	NC	68	HV_{OUT} 37/28
29	$\overline{LE}$	69	HV_{OUT} 36/29
30	CLK	70	HV_{OUT} 35/30
31	$\overline{BL}$	71	HV_{OUT} 34/31
32	V_{DD}	72	HV_{OUT} 33/32
33	DIR	73	HV_{OUT} 32/33
34	GND	74	HV_{OUT} 31/34
35	$\overline{POL}$	75	HV_{OUT} 30/35
36	D_{OI} 2/D_{IO} 1(B)	76	HV_{OUT} 29/36
37	D_{OI} 1/D_{IO} 2(B)	77	HV_{OUT} 28/37
38	NC	78	HV_{OUT} 27/38
39	NC	79	HV_{OUT} 26/39
40	V_{PP}	80	HV_{OUT} 25/40

Note:
Pin designation for DIR = H/L.
Example: For DIR = H, pin 41 is HV_{OUT} 64.
For DIR = L, pin 41 is HV_{OUT} 1.
For CW/CCW Shift see function table for $Q_N \rightarrow Q_{N+1}$.

Package Outline



top view

80-pin Gullwing Package

32-Channel Serial To Parallel Converter With High Voltage Push-Pull Outputs

Ordering Information

Device	Recommended Operating V_{PP} max	Package Options			
		44 J-Lead Quad Ceramic Chip Carrier	44 J-Lead Quad Plastic Chip Carrier	Dice in Waffle Pack	44 J-Lead Quad Ceramic Chip Carrier (MIL-STD883 processed*)
HV93	80V	HV9308DJ	HV9308PJ	HV9308X	RBHV9308DJ
HV94	80V	HV9408DJ	HV9408PJ	HV9408X	RBHV9408DJ

*For Hi-Rel process flows, please refer to page 5-3 in the Databook.

Features

- ☐ Processed with HVCMOS® technology
- ☐ Low power level shifting
- ☐ Shift register speed 8MHz
- ☐ Latched data outputs
- ☐ 5V CMOS compatible inputs
- ☐ Forward and reverse shifting options
- ☐ Diode to V_{PP} allows efficient power recovery
- ☐ 44-lead ceramic surface mount package
- ☐ Hi-Rel processing available

General Description

The HV93 and HV94 are low voltage serial to high voltage parallel converters with push-pull outputs. These devices have been designed for use as drivers for AC-electroluminescent displays. They can also be used in any application requiring multiple output high voltage current sourcing and sinking capabilities such as driving plasma panels, vacuum fluorescent, or large matrix LCD displays.

These devices consist of a 32-bit shift register, 32 latches, and control logic to enable outputs. $HV_{OUT}1$ is connected to the first stage of the shift register through the Output Enable logic. Data is shifted through the shift register on the low to high transition of the clock. The HV94 shifts in the counterclockwise direction when viewed from the top of the package and the HV93 shifts in the clockwise direction. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register (32). Operation of the shift register is not affected by the LE (latch enable) or the OE (output enable) inputs. Transfer of data from the shift register to the latch occurs when the LE input is high. The data in the latch is retained when LE is low.

Absolute Maximum Ratings[1]

Supply voltage, V_{DD}[2]		-0.5V to +7V
Supply voltage, V_{PP}[2]		-0.5V to +90V
Logic input levels[2]		-0.5 to V_{DD} + 0.5V
Ground current[3]		1.5A
Continuous total power dissipation[4]	Plastic	1200mW
	Ceramic	1500mW
Storage temperature range		-65°C to +150°C
Lead temperature 1.6mm (1/16 inch) from case for 10 seconds		260°C

Notes:
1. Device will survive (but operation may not be specified or guaranteed) at these extremes.
2. All voltages are referenced to V_{SS}.
3. Duty cycle is limited by the total power dissipated in the package.
4. For operation above 25°C ambient, derate linearly to 70°C at 12mW/°C.

Electrical Characteristics (V_{PP} = 60V, V_{DD} = 5V, T_A =25°C)

DC Characteristics

Symbol	Parameter	Min	Max	Units	Conditions
I_{PP}	V_{PP} Supply Current		100	µA	HV_{OUT} outputs HIGH to LOW
I_{DDQ}	I_{DD} Supply Current (Quiescent)		100	µA	All inputs = V_{DD} or GND
I_{DD}	I_{DD} Supply Current (Operating)		15	mA	V_{DD} = V_{DD} max, f_{CLK} = 8 MHz
V_{OH} (Data)	Shift Register Output Voltage	V_{DD}-0.5		V	I_O = -100µA
V_{OL} (Data)	Shift Register Output Voltage		0.5	V	I_O = 100µA
I_{IH}	Current Leakage, any input		1	µA	Input = V_{DD}
I_{IL}	Current Leakage, any input		-1	µA	Input = GND
V_{OC}	HV_{OUT} Output Clamp Diode Voltage		-1.5	V	I_{OC} = -5mA
V_{OH}	HV_{OUT} Output when Sourcing	52		V	I_{OH} = -20mA, 0 to 70°C
V_{OL}	HV_{OUT} Output when Sinking		4	V	I_{OL} = 5mA, 0 to 70°C

AC Characteristics

Symbol	Parameter	Min	Max	Units	Conditions
f_{CLK}	Clock Frequency		8	MHz	
t_{WL} or t_{WH}	Clock width, HIGH or LOW	62		ns	
t_{SU}	Setup time before CLK rises	25		ns	
t_H	Hold time after CLK rises	10		ns	
t_{DLH} (Data)	Data Output Delay after L to H CLK		110	ns	C_L = 15pF
t_{DHL} (Data)	Data Output Delay after H to L CLK		110	ns	C_L = 15pF
t_{DLE}	LE Delay after L to H CLK	50		ns	
t_{WLE}	Width of LE Pulse	50		ns	
t_{SLE}	LE Setup Time before L to H CLK	50		ns	
t_{ON}	Delay from LE to HV_{OUT}, L to H		500	ns	
t_{OFF}	Delay from LE to HV_{OUT}, H to L		500	ns	

Recommended Operating Conditions

(over 0 to 70°C for commercial temperature range and -55°C to 125°C for military)

Symbol	Parameter	Min	Max	Units
V_{DD}	Logic Voltage Supply	4.5	5.5	V
V_{PP}	High Voltage Supply	8.0	80	V
V_{IH}	Input HIGH Voltage	V_{DD}-0.5	V_{DD}	V
V_{IL}	Input LOW Voltage	0	0.5	V
f_{CLK}	Clock Frequency	0	8	MHz

Note:

Power-up sequence should be the following:

1. Connect ground.
2. Apply V_{DD}.
3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
4. Apply V_{PP}.

Power-down sequence should be the reverse of the above.

5. The V_{PP} should not drop below V_{DD} during operations.

Input and Output Equivalent Circuits



Switching Waveforms



Functional Block Diagram



Function Tables

Data Input	CLK*	Data Output
H	↑	H
L	↑	L
X	No ↑	No Change

* ↑ = LOW-to-HIGH level transition

Data Input	LE	OE	HV_{OUT} Output
X	X	L	All HV_{OUT} = LOW
X	L	H	Previous Latched Data
H	H	H	H
L	H	H	L

Pin Configuration

HV93
44 Pin J-Lead Package

Pin	Function	Pin	Function
1	HV_{OUT} 17	23	GND
2	HV_{OUT} 16	24	V_{PP}
3	HV_{OUT} 15	25	V_{DD}
4	HV_{OUT} 14	26	Latch Enable
5	HV_{OUT} 13	27	Data In
6	HV_{OUT} 12	28	Output Enable
7	HV_{OUT} 11	29	N/C
8	HV_{OUT} 10	30	HV_{OUT} 32
9	HV_{OUT} 9	31	HV_{OUT} 31
10	HV_{OUT} 8	32	HV_{OUT} 30
11	HV_{OUT} 7	33	HV_{OUT} 29
12	HV_{OUT} 6	34	HV_{OUT} 28
13	HV_{OUT} 5	35	HV_{OUT} 27
14	HV_{OUT} 4	36	HV_{OUT} 26
15	HV_{OUT} 3	37	HV_{OUT} 25
16	HV_{OUT} 2	38	HV_{OUT} 24
17	HV_{OUT} 1	39	HV_{OUT} 23
18	Data Out	40	HV_{OUT} 22
19	N/C	41	HV_{OUT} 21
20	N/C	42	HV_{OUT} 20
21	N/C	43	HV_{OUT} 19
22	Clock	44	HV_{OUT} 18

HV94
44 Pin J-Lead Package

Pin	Function	Pin	Function
1	HV_{OUT} 16	23	GND
2	HV_{OUT} 17	24	V_{PP}
3	HV_{OUT} 18	25	V_{DD}
4	HV_{OUT} 19	26	Latch Enable
5	HV_{OUT} 20	27	Data In
6	HV_{OUT} 21	28	Output Enable
7	HV_{OUT} 22	29	N/C
8	HV_{OUT} 23	30	HV_{OUT} 1
9	HV_{OUT} 24	31	HV_{OUT} 2
10	HV_{OUT} 25	32	HV_{OUT} 3
11	HV_{OUT} 26	33	HV_{OUT} 4
12	HV_{OUT} 27	34	HV_{OUT} 5
13	HV_{OUT} 28	35	HV_{OUT} 6
14	HV_{OUT} 29	36	HV_{OUT} 7
15	HV_{OUT} 30	37	HV_{OUT} 8
16	HV_{OUT} 31	38	HV_{OUT} 9
17	HV_{OUT} 32	39	HV_{OUT} 10
18	Data Out	40	HV_{OUT} 11
19	N/C	41	HV_{OUT} 12
20	N/C	42	HV_{OUT} 13
21	N/C	43	HV_{OUT} 14
22	Clock	44	HV_{OUT} 15

Package Outline



top view

44-pin J-Lead Package

32-Channel Serial To Parallel Converter With High Voltage Push-Pull Outputs

Ordering Information

Device	Package Options			
	44 J-Lead Quad Ceramic Chip Carrier	44 J-Lead Quad Plastic Chip Carrier	Die in waffle pack	44 J-Lead Quad Ceramic Chip Carrier (MIL-STD-883 Processed*)
HV97	HV9708DJ	HV9708PJ	HV9708X	RBHV9708DJ
HV98	HV9808DJ	HV9808PJ	HV9808X	RBHV9808DJ

*For Hi-Rel process flows, refer to page 5-3 of the Databook.

Features

- ☐ Processed with HVCMOS® technology
- ☐ Output voltages up to 80V
- ☐ Low power level shifting
- ☐ Shift register speed 8MHz
- ☐ Latched data outputs
- ☐ Forward and reverse shifting options
- ☐ Diode to V_{PP} allows efficient power recovery
- ☐ 5V CMOS compatible inputs
- ☐ Hi-Rel processing available

Absolute Maximum Ratings[1]

Supply voltage, V_{DD}[2]		-0.5V to +7V
Output voltage, V_{PP}[2]		V_{DD} to +90V
Logic input levels[2]		-0.5V to V_{DD} +0.5V
Ground current[3]		1.5A
Continuous total power dissipation[4]	Ceramic	1500mW
	Plastic	1200mW
Storage temperature range		-65°C to +150°C
Lead temperature 1.6mm (1/16 inch) from case for 10 seconds		260°C

Notes:
1. Device will survive (but operation may not be specified or guaranteed) at these extremes.
2. All voltages are referenced to GND.
3. Duty cycle is limited by the total power dissipated in the package.
4. For operation above 25°C ambient, derate linearly to 70°C at 12mW/°C.

General Description

The HV97 and HV98 are low-voltage serial to high-voltage parallel converters with push-pull outputs. These devices have been designed for use as drivers for AC-electroluminescent displays. They can also be used in any application requiring multiple output high-voltage current sourcing and sinking capabilities such as driving plasma panels, vacuum fluorescent displays, or large matrix LCD displays. The inputs are fully CMOS compatible.

These devices consist of a 32-bit shift register, 32 latches, and control logic to perform the polarity select and blanking of the outputs. $HV_{OUT}1$ is connected to the first stage of the shift register through the polarity and blanking logic. Data is shifted through the shift register on the logic low to high transition of the clock. The HV97 shifts data in the clockwise direction when viewed from the top of the package and the HV98 shifts in the counterclockwise direction. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register ($HV_{OUT}32$). Operation of the shift register is not affected by the $\overline{LE}$ (latch enable), $\overline{BL}$ (blanking), or the $\overline{POL}$ (polarity) inputs. Transfer of data from the shift register to the latch occurs when the $\overline{LE}$ (latch enable) input is high. The data in the latch is stored when $\overline{LE}$ is low.

Electrical Characteristics (V_{PP} = 60V, V_{DD} = 5V, T_A =25°C)

DC Characteristics

Symbol	Parameter	Min	Max	Units	Conditions
I_{PP}	V_{PP} Supply Current		100	µA	HV_{OUT} outputs HIGH to LOW
I_{DDQ}	I_{DD} Supply Current (Quiescent)		100	µA	All inputs = V_{DD} or GND
I_{DD}	I_{DD} Supply Current (Operating)		15	mA	V_{DD} = V_{DD} max, f_{CLK} = 8 MHz
V_{OH} (Data)	Shift Register Output Voltage	V_{DD}-0.5		V	I_O = -100µA
V_{OL} (Data)	Shift Register Output Voltage		0.5	V	I_O = 100µA
I_{IH}	Current Leakage, any input		1	µA	Input = V_{DD}
I_{IL}	Current Leakage, any input		-1	µA	Input = GND
V_{OC}	HV_{OUT} Output Clamp Diode Voltage		-1.5	V	I_{OC} = -5mA
V_{OH}	HV_{OUT} Output when Sourcing	52		V	I_{OH} = -20mA, 0 to 70°C
V_{OL}	HV_{OUT} Output when Sinking		4	V	I_{OL} = 5mA, 0 to 70°C

AC Characteristics

Symbol	Parameter	Min	Max	Units	Conditions
f_{CLK}	Clock Frequency		8	MHz	
t_{WL} or t_{WH}	Clock width, HIGH or LOW	62		ns	
t_{SU}	Setup time before CLK rises	25		ns	
t_H	Hold time after CLK rises	10		ns	
t_{DLH} (Data)	Data Output Delay after L to H CLK		110	ns	C_L = 15pF
t_{DHL} (Data)	Data Output Delay after H to L CLK		110	ns	C_L = 15pF
t_{DLE}	LE Delay after L to H CLK	50		ns	
t_{WLE}	Width of LE Pulse	50		ns	
t_{SLE}	LE Setup Time before L to H CLK	50		ns	
t_{ON}	Delay from LE to HV_{OUT}, L to H		500	ns	
t_{OFF}	Delay from LE to HV_{OUT}, H to L		500	ns	

Recommended Operating Conditions

(over 0 to 70°C for commercial temperature range and -55°C to 125°C for military)

Symbol	Parameter	Min	Max	Units	Comments
V_{DD}	Logic Voltage Supply	4.5	5.5	V	
V_{PP}	High Voltage Supply	8.0	80	V	
V_{IH}	Input HIGH Voltage	V_{DD}-0.5	V_{DD}	V	
V_{IL}	Input LOW Voltage	0	0.5	V	
f_{CLK}	Clock Frequency	0	8	MHz	

Note:

Power-up sequence should be the following:

1. Connect ground.
2. Apply V_{DD}.
3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
4. Apply V_{PP}.

Power-down sequence should be the reverse of the above.

5. The V_{PP} should not drop below V_{DD} or float during operations.

Input and Output Equivalent Circuits



Switching Waveforms



Functional Block Diagram



Function Table

Function	Inputs					Outputs		
	Data	CLK	$\overline{LE}$	$\overline{BL}$	$\overline{POL}$	Shift Reg 1 2...32	HV Outputs 1 2...32	Data Out *
All on	X	X	X	L	L	* *...*	H H...H	*
All off	X	X	X	L	H	* *...*	L L...L	*
Invert mode	X	X	L	H	L	* *...*	$\overline{*}$ $\overline{*...*}$	*
Load S/R	H or L	↑	L	H	H	H or L *...*	* *...*	*
Load latches	X	H or L	↑	H	H	* *...*	* *...*	*
	X	H or L	↑	H	L	* *...*	$\overline{*}$ $\overline{*...*}$	*
Transparent latch mode	L	↑	H	H	H	L *...*	L *...*	*
	H	↑	H	H	H	H *...*	H *...*	*

Notes:
H = high level, L = low level, X = irrelevant, ↑ = low-to-high transition.
* = dependent on previous stage's state before the last CLK or last $\overline{LE}$ high.

Pin Configurations

HV97
44 Pin J-Lead Package

Pin	Function	Pin	Function
1	HV_{OUT} 17	23	GND
2	HV_{OUT} 16	24	V_{PP}
3	HV_{OUT} 15	25	V_{DD}
4	HV_{OUT} 14	26	Latch Enable
5	HV_{OUT} 13	27	Data In
6	HV_{OUT} 12	28	Blanking
7	HV_{OUT} 11	29	N/C
8	HV_{OUT} 10	30	HVout 32
9	HV_{OUT} 9	31	HV_{OUT} 31
10	HV_{OUT} 8	32	HV_{OUT} 30
11	HV_{OUT} 7	33	HV_{OUT} 29
12	HV_{OUT} 6	34	HV_{OUT} 28
13	HV_{OUT} 5	35	HV_{OUT} 27
14	HV_{OUT} 4	36	HV_{OUT} 26
15	HV_{OUT} 3	37	HV_{OUT} 25
16	HV_{OUT} 2	38	HV_{OUT} 24
17	HV_{OUT} 1	39	HV_{OUT} 23
18	Data Out	40	HV_{OUT} 22
19	N/C	41	HV_{OUT} 21
20	N/C	42	HV_{OUT} 20
21	Polarity	43	HV_{OUT} 19
22	Clock	44	HV_{OUT} 18

HV98
44 Pin J-Lead Package

Pin	Function	Pin	Function
1	HV_{OUT} 16	23	GND
2	HV_{OUT} 17	24	V_{PP}
3	HV_{OUT} 18	25	V_{DD}
4	HV_{OUT} 19	26	Latch Enable
5	HV_{OUT} 20	27	Data In
6	HV_{OUT} 21	28	Blanking
7	HV_{OUT} 22	29	N/C
8	HV_{OUT} 23	30	HV_{OUT} 1
9	HV_{OUT} 24	31	HV_{OUT} 2
10	HV_{OUT} 25	32	HV_{OUT} 3
11	HV_{OUT} 26	33	HV_{OUT} 4
12	HV_{OUT} 27	34	HV_{OUT} 5
13	HV_{OUT} 28	35	HV_{OUT} 6
14	HV_{OUT} 29	36	HV_{OUT} 7
15	HV_{OUT} 30	37	HV_{OUT} 8
16	HV_{OUT} 31	38	HV_{OUT} 9
17	HV_{OUT} 32	39	HV_{OUT} 10
18	Data Out	40	HV_{OUT} 11
19	N/C	41	HV_{OUT} 12
20	N/C	42	HV_{OUT} 13
21	Polarity	43	HV_{OUT} 14
22	Clock	44	HV_{OUT} 15

Package Outline



top view

44-pin J-Lead Package

Chapter 13 – High Voltage Analog Switches and Multiplexers

Supertex inc.

1 of 8 Decoded 8-Channel High Voltage Analog Switch

Ordering Information

V_{PP}	V_{NN}	V_{SIG}	Package Options	
			20-pin Plastic DIP	Die in waffle pack
+80V	-80V	130V P-P	HV1516P	HV1516X

Features

- ☐ HVCMOS® Technology
- ☐ Up to 130V peak to peak switching capability
- ☐ Output On-resistance typically 40 ohms
- ☐ Low parasitic capacitances
- ☐ DC to 10MHz analog signal frequency
- ☐ 45 dB typical output off isolation at 5 MHz
- ☐ CMOS logic circuitry for low power and excellent noise immunity
- ☐ On-chip decode, latch and chip select logic circuitry

General Description

This device is an 8-channel high-voltage integrated circuit (HVIC), configured as a 1 of 8 decode functions, intended for use in applications requiring high voltage switching controlled by low voltage signals; e.g., ultrasound imaging and printers. ON-chip latches are provided for the decoded data. Using HVCMOS technology, this HVIC combines high voltage bilateral DMOS switches and low power CMOS logic to provide efficient control of high voltage analog signals.

Absolute Maximum Ratings*

V_{DD} logic power supply voltage	-0.5V to +18V
V_{PP} - V_{NN} supply voltage	174V
V_{PP} positive high voltage supply	-0.5V to +90V
V_{NN} negative high voltage supply	+0.5V to -90V
Logic input voltages	-0.5 to V_{DD} +0.3V
Analog signal range	V_{NN} to V_{PP}
Peak analog signal current/channel	1.5A
Storage temperature	-65°C to +150°C
Power dissipation	800mW

* Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability.

Pin Configuration



top view
20-pin DIP

Electrical Characteristics

(over operating conditions, V_{PP} = +80V, V_{NN} = -80V, and V_{DD} = 15V unless otherwise noted)

DC Characteristics

Characteristics	Sym	0°C		+25°C			+70°C		Units	Test Conditions
		min	max	min	typ	max	min	max		
Switch (ON) Resistance	R_{ONS}		50		40	50		60	ohms	I_{SW} = 5mA, V_{SIG} = 0V
Switch (ON) Resistance	R_{ONS}		35		25	35		45	ohms	I_{SW} = 200mA, V_{SIG} = 0V
Switch (ON) Resistance	R_{ONS}		55		45	55		65	ohms	V_{PP} = +50V, V_{NN} = -50V, I_{SW} = 5mA, V_{SIG} = 0V
Switch (ON) Resistance	R_{ONS}		40		25	40		50	ohms	V_{PP} = +50V, V_{NN} = -50V, I_{SW} = 200mA, V_{SIG} = 0V
Switch (ON) Resistance Matching x and y (0-3)	ΔR_{ONS}		30		10	30		30	%	V_{PP} = +50V, V_{NN} = -50V, I_{SW} = 5mA, V_{SIG} = 0V
Switch Off Leakage Per Switch	I_{SOL}		50		0.5	50		150	µA	V_{SIG} = V_{PP} -10V thru 10KΩ with 8 SWS in parallel
DC Offset Switch Off			500		100	500		500	mV	R_L = 100KΩ
DC Offset Switch On			500		100	500		500	mV	R_L = 100KΩ
Pole to Pole Switch Capacitance	C_{SW}		10		4.5	10		10	pF	DC Bias = 40V f = 1MHz
Logic Input Capacitance	C_{IN}				3.5				pF	
Pos. HV Supply Current	I_{PPQ}		200		50	200		200	µA	ALL SWS OFF
Neg. HV Supply Current	I_{NNQ}		-200		-50	-200		-200	µA	
Pos. HV Supply Current	I_{PPQ}				0.8	1.6			mA	1 SW ON, I_{SW} = 5mA,
Neg. HV Supply Current	I_{NNQ}				-0.8	-1.6			mA	V_{SIG} = 0V
Pos. HV Supply Current	I_{PPQ}				0.6	1.2			mA	V_{PP} = +50V, V_{NN} = -50V
Neg. HV Supply Current	I_{NNQ}				-0.6	-1.2			mA	1 SW ON, I_{SW} = 5mA
Switch Output Peak Current					1.5				A	V_{SIG} ≤ 0.1% Duty Cycle, f = 10KHz
Logic Supply Average Current	I_{DD}				4				mA	Input Freq. = 3MHz
Logic Supply Quiescent Current	I_{DDQ}				10	500			µA	

AC Characteristics

Characteristics	Sym	0°C		+25°C			+70°C		Units	Test Conditions
		min	max	min	typ	max	min	max		
Data Hold Time After $\overline{LE}$ Rises	t_{HD}			5.0					ns	
Set Up Time Before $\overline{LE}$ Rises	t_{SD}			260					ns	
Time Width of $\overline{LE}$	t_{WLE}			300					ns	
Time Width of CL	t_{WCL}			150					ns	
Turn On Time	t_{ON}		5.0		2.5	5.0		5.0	µs	R_L = 10KΩ
Turn Off Time	t_{OFF}		10		5.0	10		10	µs	R_L = 10KΩ
Off Isolation	KO			-35	-45				dB	Signal Freq. = 5MHz
Switch Crosstalk	K_{CR}				-45				dB	Signal Freq. = 5MHz

Operating Conditions

Symbol	Parameter	Value
V_{DD}	Logic power supply voltage	+10.0V to +15.5V
V_{PP}	Positive high voltage supply	+50V to +80V
V_{NN}	Negative high voltage supply	-50V to -80V
V_{IH}	High level input voltage	V_{DD} -2V to V_{DD}
V_{IL}	Low-level input voltage	0 to 2.0V
V_{SIG}	Analog signal voltage peak to peak	V_{NN} +15V to V_{PP} -15V
T_A	Operating free air-temperature	0° to 70°C

Note:
1. Power up/down sequence is arbitrary except GND must be powered-up first and powered-down last.
2. V_{SIG} must be $V_{NN} \leq V_{SIG} \leq V_{PP}$ or floating during power up/down transition.

Test Circuits





Logic Timing Waveforms



Logic Diagram



Truth Table

C	B	A	$\overline{CS_1}$	$\overline{CS_2}$	$\overline{LE}$	CL	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
L	L	L	L	L	L	L	ON							
L	L	H	L	L	L	L		ON						
L	H	L	L	L	L	L			ON					
L	H	H	L	L	L	L				ON				
H	L	L	L	L	L	L					ON			
H	L	H	L	L	L	L						ON		
H	H	L	L	L	L	L							ON	
H	H	H	L	L	L	L								ON
X	X	X	H	X	L	L	ALL OUTPUTS OFF							
X	X	X	X	H	L	L	ALL OUTPUTS OFF							
X	X	X	X	X	X	H	ALL OUTPUTS OFF							
X	X	X	X	X	H	L	HOLDS PREVIOUS STATE							

Notes:
1. Address data at A, $\overline{B}$, C cause on of the eight switches to be selected for connection to the common bus C.
2. The clear input CL overrides all other inputs.
3. Since the latch follows the decoder, only the CL input matters when $\overline{LE}$ is H.
4. The switches go to a state retaing their present condition at the rising edge of $\overline{LE}$. When $\overline{LE}$ is low, the decoded selection address information flows through the latch.

Typical Performance Curves

R_{ON} vs. V_{PP}/V_{NN}



R_{ON} vs. V_{PP}/V_{NN}



Switch Current vs. Switch Voltage



I_{PP}/I_{NN} vs. V_{PP}/V_{NN} (1 Switch ON)



t_{ON} vs. V_{PP}/V_{NN}



t_{OFF} vs. V_{PP}/V_{NN}



8-Channel High Voltage Analog Switch

Ordering Information

V_{PP}	V_{NN}	V_{SIG}	Package Options		
			Die	24-pin Plastic DIP	28-lead Plastic Chip Carrier
+80V	-80V	130V P-P	HV1616X	HV1616P	HV1616PJ

Features

- ☐ HVCMOS® technology
- ☐ Up to 130V peak to peak switching capability
- ☐ Output On-resistance typically 40 ohms
- ☐ Low parasitic capacitances
- ☐ DC to 10MHz analog signal frequency
- ☐ 45 dB typical output off isolation at 5 MHz
- ☐ CMOS logic circuitry for low power and excellent noise immunity
- ☐ On-chip shift register and latch logic circuitry
- ☐ Surface mount package available

General Description

This device is an 8-channel high-voltage integrated circuit (HVIC) intended for use in applications requiring high voltage switching controlled by low voltage signals; e.g., ultrasound imaging and printers. Input data is shifted into an 8-bit shift register which can then be retained in an 8-bit latch. Using HVCMOS technology, this HVIC combines high voltage bilateral DMOS switches and low power CMOS logic to provide efficient control of high voltage analog signals.

Absolute Maximum Ratings*

V_{DD} Logic power supply voltage	-0.5V to +18V
V_{PP} - V_{NN} supply voltage	174V
V_{PP} Positive high voltage supply	-0.5V to +90V
V_{NN} Negative high voltage supply	+0.5V to -90V
Logic input voltages	-0.5V to V_{DD} +0.3V
Analog signal range	V_{NN} to V_{PP}
Peak analog signal current/channel	1.5A
Storage temperature	-65°C to +150°C
Power dissipation	800mW

* Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability.

Electrical Characteristics

(over operating conditions, V_{PP} = +80V, V_{NN} = -80V and V_{DD} = 15V unless otherwise noted)

DC Characteristics

Characteristics	Sym	0°C		+25°C			+70°C		Units	Test Conditions
		min	max	min	typ	max	min	max		
Switch (ON) Resistance	R_{ONS}		50		40	50		60	ohms	I_{SW} = 5mA, V_{SIG} = 0V
Switch (ON) Resistance	R_{ONS}		35		25	35		45	ohms	I_{SW} = 200mA, V_{SIG} = 0V
Switch (ON) Resistance	R_{ONS}		55		45	55		65	ohms	V_{PP} = +50V, V_{NN} = -50V, I_{SW} = 5mA, V_{SIG} = 0V
Switch (ON) Resistance	R_{ONS}		40		25	40		50	ohms	V_{PP} = +50V, V_{NN} = -50V, I_{SW} = 200mA, V_{SIG} = 0V
Switch (ON) Resistance Matching	ΔR_{ONS}		15			15		15	%	V_{PP} = +50V, V_{NN} = -50V, I_{SW} = 5mA, V_{SIG} = 0V
Switch Off Leakage	I_{SOL}		50		0.5	50		150	µA	V_{SIG} = V_{PP} -10V thru 10KΩ with 8 SWS in parallel
DC Offset Switch Off			500		100	500		500	mV	R_L = 100KΩ
DC Offset Switch On			500		100	500		500	mV	R_L = 100KΩ
Pole to Pole Switch Capacitance	C_{SW}		10		4.5	10		10	pF	DC Bias = 40V f = 1MHz
Logic Input Capacitance	C_{IN}				3.5				pF	
Pos. HV Supply Current	I_{PPQ}		200		50	200		200	µA	ALL SWS OFF
Neg. HV Supply Current	I_{NNQ}		-200		-50	-200		-200	µA	
Pos. HV Supply Current	I_{PPQ}				0.8	1.6			mA	1 SW ON, I_{SW} = 5mA,
Neg. HV Supply Current	I_{NNQ}				-0.8	-1.6			mA	V_{SIG} = 0V
Pos. HV Supply Current	I_{PPQ}				0.6	1.2			mA	V_{PP} = +50V, V_{NN} = -50V,
Neg. HV Supply Current	I_{NNQ}				-0.6	-1.2			mA	1 SW ON, I_{SW} = 5mA
Switch Output Peak Current					1.5				A	V_{SIG} ≤ 0.1% Duty Cycle, f = 10KHz
Logic Supply Average Current	I_{DD}				4	6			mA	f_{CLK} = 3MHz
Logic Supply Quiescent Current	I_{DDQ}				10	500			µA	
Data Out Source Current	I_{SOR}	0.7		0.8	0.9		0.7		mA	V_{OUT} = V_{DD} - 0.7V
Data Out Sink Current	I_{SINK}	0.7		0.8	0.9		0.7		mA	V_{OUT} = 0.7V

AC Characteristics

Characteristics	Sym	0°C		+25°C			+70°C		Units	Test Conditions
		min	max	min	typ	max	min	max		
Set Up Time Before $\overline{LE}$ Rises	t_{SD}			260					ns	
Time Width of $\overline{LE}$	t_{WLE}			300					ns	
Clock Delay Time to Data Out	t_{DO}				250	330			ns	
Turn On Time	t_{ON}		5.0		2.5	5.0		5.0	µs	R_L =10KΩ
Turn Off Time	t_{OFF}		10		5.0	10		10	µs	R_L =10KΩ
Off Isolation	KO			-35	-45				dB	Signal Freq. = 5MHz
Max Clock Freq	f_{CLK}					3.0			MHz	50% Duty Cycle f_{DATA} = f_{CLK}/2
Set Up Time Data to Clock	t_{SU}			0					ns	
Hold Time Data from Clock	t_h			35					ns	
Switch Crosstalk	K_{CR}				-45				dB	Signal Freq. = 5MHz

Operating Conditions

Symbol	Parameter	Value
V_{DD}	Logic power supply voltage	+10.0V to +15.5V
V_{PP}	Positive high voltage supply	+50V to +80V
V_{NN}	Negative high voltage supply	-50V to -80V
V_{IH}	High level input voltage	V_{DD} -2V to V_{DD}
V_{IL}	Low-level input voltage	0 to 2.0V
V_{SIG}	Analog signal voltage peak to peak	V_{NN} +15V to V_{PP} -15V
T_A	Operating free air-temperature	0° to 70°C

Notes:
1. Power up/down sequence is arbitrary except GND must be powered-up first and powered-down last.
2. V_{SIG} must be $V_{NN} \leq V_{SIG} \leq V_{PP}$ or floating during power up/down transition.

Test Circuits





Logic Timing Waveforms



Logic Diagram



Truth Table

D0	D1	D2	D3	D4	D5	D6	D7	$\overline{LE}$	SW0	SW1	SW2	SW3	SW4	SW5	SW6	SW7
L								L	OFF							
H								L	ON							
	L							L		OFF						
	H							L		ON						
		L						L			OFF					
		H						L			ON					
			L					L				OFF				
			H					L				ON				
				L				L					OFF			
				H				L					ON			
					L			L						OFF		
					H			L						ON		
						L		L							OFF	
						H		L							ON	
							L	L								OFF
							H	L								ON
X	X	X	X	X	X	X	X	H	HOLD PREVIOUS STATE							

Notes:
1. The eight switches operate independently.
2. Serial data is clocked in on the L → H transition CLK.
3. The switches go to a state retaining their present condition at the rising edge of LE. When $\overline{LE}$ is low the shift register data flows through the latch.
4. D_{OUT} is high when switch 7 is on.
5. Shift register clocking has no effect on the switch states if $\overline{LE}$ is H.

Typical Performance Curves

R_{ON} vs. V_{PP}/V_{NN}



R_{ON} vs. V_{PP}/V_{NN}



Switch Current vs. Switch Voltage



I_{PP}/I_{NN} vs. V_{PP}/V_{NN} (1 Switch ON)



t_{ON} vs. V_{PP}/V_{NN}



t_{OFF} vs. V_{PP}/V_{NN}



Typical Performance Curves







Pin Configurations

28-Pin J-Lead

Pin	Function	Pin	Function
1	SW3	15	N/C
2	SW3	16	D_{IN}
3	SW2	17	$\overline{CLK}$
4	SW2	18	$\overline{LE}$
5	N/C	19	D_{OUT}
6	N/C	20	SW7
7	SW1	21	SW7
8	SW1	22	SW6
9	SW0	23	SW6
10	SW0	24	N/C
11	V_{PP}	25	SW5
12	V_{NN}	26	SW5
13	GND	27	SW4
14	V_{DD}	28	SW4

24-Pin DIP

Pin	Function	Pin	Function
1	SW3	13	D_{IN}
2	SW3	14	$\overline{CLK}$
3	SW2	15	$\overline{LE}$
4	SW2	16	D_{OUT}
5	SW1	17	SW7
6	SW1	18	SW7
7	SW0	19	SW6
8	SW0	20	SW6
9	V_{PP}	21	SW5
10	V_{NN}	22	SW5
11	GND	23	SW4
12	V_{DD}	24	SW4

Package Outlines



top view

28-pin J-Lead Package



top view

24-pin DIP

8-Channel High Voltage Analog Switch

Ordering Information

V_{PP}	V_{NN}	V_{SIG}	Package Options			
			Die	36-pin Leaded Ceramic Chip Carrier	28-pin Plastic DIP	28-lead Plastic Chip Carrier
+80V	-80V	130V P-P	HV1816X	HV1816CS	HV1816P	HV1816PJ

Features

- ☐ HVCMOS® technology
- ☐ Up to 130V peak to peak output switching
- ☐ Output On-resistance typically 40 ohms
- ☐ Low parasitic capacitances
- ☐ DC to 10MHz analog signal frequency
- ☐ 45 dB typical output off isolation at 5 MHz
- ☐ CMOS logic circuitry for low power and excellent noise immunity
- ☐ On-chip shift register, latch and clear logic circuitry

General Description

This device is an 8-channel high-voltage integrated circuit (HVIC) intended for use in applications requiring high voltage switching controlled by low voltage signals; e.g., ultrasound imaging and printers. Input data is shifted into an 8-bit shift register which can then be retained in an 8-bit latch. Using HVCMOS technology, this HVIC combines high voltage bilateral DMOS switches and low power CMOS logic to provide efficient control of high voltage analog signals.

Absolute Maximum Ratings*

V_{DD} Logic power supply voltage	-0.5V to +18V
V_{PP} - V_{NN} supply voltage	174V
V_{PP} Positive high voltage supply	-0.5V to +90V
V_{NN} Negative high voltage supply	+0.5V to -90V
Logic input voltages	-0.5V to V_{DD} +0.3V
Analog signal range	V_{NN} to V_{PP}
Peak analog signal current/channel	1.5A
Storage temperature	-65°C to +150°C
Power dissipation	800mW

* Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability.

Electrical Characteristics

(over operating conditions, V_{PP} = +80V, V_{NN} = -80V and V_{DD} = 15V unless otherwise noted)

DC Characteristics

Characteristics	Sym	0°C		+25°C			+70°C		Units	Test Conditions
		min	max	min	typ	max	min	max		
Switch (ON) Resistance	R_{ONS}		50		40	50		60	ohms	I_{SW} = 5mA, V_{SIG} = 0V
Switch (ON) Resistance	R_{ONS}		35		25	35		45	ohms	I_{SW} = 200mA, V_{SIG} = 0V
Switch (ON) Resistance	R_{ONS}		55		45	55		65	ohms	V_{PP} = +50V, V_{NN} = -50V I_{SW} = 5mA, V_{SIG} = 0V
Switch (ON) Resistance	R_{ONS}		40		25	40		50	ohms	V_{PP} = +50V, V_{NN} = -50V I_{SW} = 200mA, V_{SIG} = 0V
Switch (ON) Resistance Matching	ΔR_{ONS}		15			15		15	%	V_{PP} = +50V, V_{NN} = -50V I_{SW} = 5mA, V_{SIG} = 0V
Switch Off Leakage Per Switch	I_{SOL}		50		0.5	50		150	µA	V_{SIG} = V_{PP} -10V thru 10KΩ with 8 SWS in parallel
DC Offset Switch Off			500		100	500		500	mV	R_L = 100KΩ
DC Offset Switch On			500		100	500		500	mV	R_L = 100KΩ
Pole to Pole Switch Capacitance	C_{SW}		10		4.5	10		10	pF	DC Bias = 40V f = 1MHz
Logic Input Capacitance	C_{IN}				3.5				pF	
Pos. HV Supply Current	I_{PPQ}		200		50	200		200	µA	ALL SWS OFF
Neg. HV Supply Current	I_{NNQ}		-200		-50	-200		-200	µA	
Pos. HV Supply Current	I_{PPQ}				0.8	1.6			mA	1 SW ON, I_{SW} = 5mA
Neg. HV Supply Current	I_{NNQ}				-0.8	-1.6			mA	V_{SIG} = 0V
Pos. HV Supply Current	I_{PPQ}				0.6	1.2			mA	V_{PP} = +50V, V_{NN} = -50V,
Neg. HV Supply Current	I_{NNQ}				-0.6	-1.2			mA	1 SW ON, I_{SW} = 5mA
Switch Output Peak Current					1.5				A	V_{SIG} ≤ 0.1% Duty Cycle, f = 10KHz
Logic Supply Average Current	I_{DD}				4	6			mA	f_{CLK} = 3MHz
Logic Supply Quiescent Current	I_{DDQ}				10	500			µA	
Data Out Source Current	I_{SOR}	0.7		0.8	0.9		0.7		mA	V_{OUT} = V_{DD} - 0.7V
Data Out Sink Current	I_{SINK}	0.7		0.8	0.9		0.7		mA	V_{OUT} = 0.7V

AC Characteristics

Characteristics	Sym	0°C		+25°C			+70°C		Units	Test Conditions
		min	max	min	typ	max	min	max		
Set Up Time Before $\overline{LE}$ Rises	t_{SD}			260					ns	
Time Width of $\overline{LE}$	t_{WLE}			300					ns	
Clock Delay Time to Data Out	t_{DO}				250	330			ns	
Turn On Time	t_{ON}		5.0		2.5	5.0		5.0	µs	R_L =10KΩ
Turn Off Time	t_{OFF}		10		5.0	10		10	µs	R_L =10KΩ
Time Width of CL	t_{WCL}			150					ns	
Off Isolation	KO			-35	-45				dB	Signal Freq. = 5MHz
Max Clock Freq	f_{CLK}					3.0			MHz	50% Duty Cycle f_{DATA} = f_{CLK}/2
Set Up Time Data to Clock	t_{SU}			0					ns	
Hold Time Data from Clock	t_h			35					ns	
Switch Crosstalk	K_{CR}				-45				dB	Signal Freq. = 5MHz

Operating Conditions

Symbol	Parameter	Value
V_{DD}	Logic power supply voltage	+10.0V to +15.5V
V_{PP}	Positive high voltage supply	+50V to +80V
V_{NN}	Negative high voltage supply	-50V to -80V
V_{IH}	High level input voltage	V_{DD} -2V to V_{DD}
V_{IL}	Low-level input voltage	0 to 2.0V
V_{SIG}	Analog signal voltage peak to peak	V_{NN} +15V to V_{PP} -15V
T_A	Operating free air-temperature	0° to 70°C

Notes:
1. Power up/down sequence is arbitrary except GND must be powered-up first and powered-down last.
2. V_{SIG} must be $V_{NN} \leq V_{SIG} \leq V_{PP}$ or floating during power up/down transition.

Test Circuits





Logic Timing Waveforms



Logic Diagram



Truth Table

D_0	D_1	D_2	D_3	D_4	D_5	D_6	D_7	$\overline{LE}$	CL	SW_0	SW_1	SW_2	SW_3	SW_4	SW_5	SW_6	SW_7
L								L	L	OFF							
H								L	L	ON							
	L							L	L		OFF						
	H							L	L		ON						
		L						L	L			OFF					
		H						L	L			ON					
			L					L	L				OFF				
			H					L	L				ON				
				L				L	L					OFF			
				H				L	L					ON			
					L			L	L						OFF		
					H			L	L						ON		
						L		L	L							OFF	
						H		L	L							ON	
							L	L	L								OFF
							H	L	L								ON
X	X	X	X	X	X	X	X	X	H	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
X	X	X	X	X	X	X	X	H	L	HOLD PREVIOUS STATE							

Notes:

1. The eight switches operate independently.
2. Serial data is clocked in on the L → H transition CLK.
3. The clear input over rides all other inputs.
4. The switches go to a state retaining their present condition at the rising edge of $\overline{LE}$. When $\overline{LE}$ is low the shift register data flows through the latch.
5. D_{OUT} is high when switch 7 is on.
6. Shift register clocking has no effect on the switch states if $\overline{LE}$ is H.

Typical Performance Curves

R_{ON} vs. V_{PP}/V_{NN}



R_{ON} vs. V_{PP}/V_{NN}



Switch Current vs. Switch Voltage



I_{PP}/I_{NN} vs. V_{PP}/V_{NN} (1 Switch ON)



t_{ON} vs. V_{PP}/V_{NN}



t_{OFF} vs. V_{PP}/V_{NN}



Typical Performance Curves







Pin Configurations

36-Pin Leaded Chip Carrier

Pin	Function	Pin	Function
1	SW3	19	N/C
2	SW3	20	D_{IN}
3	N/C	21	CLK
4	SW2	22	$\overline{LE}$
5	SW2	23	CL
6	N/C	24	D_{OUT}
7	SW1	25	SW7
8	SW1	26	SW7
9	N/C	27	N/C
10	SW0	28	SW6
11	SW0	29	SW6
12	N/C	30	N/C
13	N/C	31	SW5
14	V_{PP}	32	SW5
15	V_{NN}	33	N/C
16	GND	34	SW4
17	V_{DD}	35	SW4
18	N/C	36	N/C

28-Pin DIP

Pin	Function	Pin	Function
1	SW3	15	N/C
2	SW3	16	D_{IN}
3	SW2	17	CLK
4	SW2	18	$\overline{LE}$
5	SW1	19	CL
6	SW1	20	D_{OUT}
7	SW0	21	SW7
8	SW0	22	SW7
9	V_{PP}	23	SW6
10	V_{NN}	24	SW6
11	N/C	25	SW5
12	GND	26	SW5
13	V_{DD}	27	SW4
14	N/C	28	SW4

28-Pin J-Lead

Pin	Function	Pin	Function
1	SW3	15	N/C
2	SW3	16	D_{IN}
3	SW2	17	CLK
4	SW2	18	$\overline{LE}$
5	SW1	19	CL
6	SW1	20	D_{OUT}
7	SW0	21	SW7
8	SW0	22	SW7
9	V_{PP}	23	SW6
10	V_{NN}	24	SW6
11	N/C	25	SW5
12	GND	26	SW5
13	V_{DD}	27	SW4
14	N/C	28	SW4

Package Outlines



top view

36-pin Leaded Chip Carrier



top view

28-pin DIP



top view

28-pin J-Lead Package

8-Channel High Voltage Analog Switch

Ordering Information

$V_{PP} - V_{NN}$	Package Options		
	Die in waffle pack	24-pin plastic DIP	28-lead plastic chip carrier
160V	HV2116X	HV2116P	HV2116PJ

Features

- ☐ HVCMOS® technology for high performance
- ☐ Very low quiescent power dissipation – 10μA
- ☐ Output On-resistance typically 22 ohms
- ☐ Low parasitic capacitances
- ☐ DC to 10MHz analog signal frequency
- ☐ 50dB typical output off isolation at 5 MHz
- ☐ CMOS logic circuitry for low power
- ☐ Excellent noise immunity
- ☐ On-chip shift register, and latch logic circuitry
- ☐ Flexible high voltage supplies
- ☐ Surface mount package available

General Description

Not recommended for new designs. Please use HV202/203 or HV204/205/206 products.

This device is an 8-channel high-voltage analog switch integrated circuit (IC) intended for use in applications requiring high voltage switching controlled by low voltage control signals, such as ultrasound imaging and printers. Input data is shifted into an 8-bit shift register which can then be retained in an 8-bit latch. To reduce any possible clock feedthrough noise, Latch Enable Bar (LE) should be left high until all bits are clocked in. Using HVCMOS technology, this switch combines high voltage bilateral DMOS switches and low power CMOS logic to provide efficient control of high voltage analog signals.

This IC is suitable for various combinations of high voltage supplies, e.g., for HV2116 +40V/-120V, or +80V/-80V or +150V/-10V.

Absolute Maximum Ratings*

V_{DD} logic power supply voltage	-0.5V to +18V
V_{PP} - V_{NN} supply voltage	174V
V_{PP} positive high voltage supply	-0.5V to +160V
V_{NN} Negative high voltage supply	+0.5V to -160V
Logic input voltages	-0.5V to V_{DD} +0.3V
Analog signal range	V_{NN} to V_{PP}
Peak analog signal current/channel	3.0A
Storage temperature	-65°C to +150°C
Power dissipation	Plastic Package 0.8W

*Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability.

Electrical Characteristics

DC Characteristics (over recommended operating conditions unless otherwise noted)

Characteristics	Sym	0°C		+25°C			+70°C		Units	Test Conditions	
		min	max	min	typ	max	min	max			
Small Signal Switch (ON) Resistance	R_{ONS}		30		26	32		35	ohms	I_{SIG} = 5mA	V_{PP} = 40V,
			25		22	27		32		I_{SIG} = 200mA	V_{NN} = –120V
			25		22	27		30		I_{SIG} = 5mA	V_{PP} = 80V,
			18		18	20		23		I_{SIG} = 200mA	V_{NN} = –80V
			23		20	25		30		I_{SIG} = 5mA	V_{PP} = 150V,
			22		16	25		27		I_{SIG} = 200mA	V_{NN} = –10V
Small Signal Switch (ON) Resistance Matching	ΔR_{ONS}		20		5.0	20		20	%	I_{SW} = 5mA, V_{PP} = 80V, V_{NN} = –80V	
Large Signal Switch (ON) Resistance	R_{ONL}				13	22			ohms	V_{SIG} = V_{PP}–10V, I_{SIG} = 1A	
Switch Off Leakage Per Switch	I_{SOL}		5.0		1.0	10		15	µA	V_{SIG} = V_{PP}–10V and V_{NN} +10V	
DC Offset Switch Off			300		100	300		300	mV	R_L = 100KΩ	
DC Offset Switch On			500		100	500		500	mV	R_L = 100KΩ	
Pos. HV Supply Current	I_{PPQ}				10	50			µA	ALL SWS OFF	
Neg. HV Supply Current	I_{NNQ}				-10	-50			µA	ALL SWS OFF	
Pos. HV Supply Current	I_{PPQ}				10	50			µA	ALL SWS ON I_{SW} = 5mA	
Neg. HV Supply Current	I_{NNQ}				-10	-50			µA	ALL SWS ON I_{SW} = 5mA	
Switch Output Peak Current			3.0		3.0	2.0		2.0	A	V_{SIG} ≤ 0.1% duty cycle	
Output Switch Frequency	f_{SW}					50			KHz	Duty Cycle = 50%	
I_{PP} Supply Current	I_{PP}		6.5			7.0		8.0	mA	V_{PP} = 40V, V_{NN} = –120V	50KHz Output Switching Frequency with no load
			4.0			5.0		5.5		V_{PP} = 80V, V_{NN} = –80V	
			4.0			5.0		5.5		V_{PP} = 150V, V_{NN} = –10V	
I_{NN} Supply Current	I_{NN}		6.5			7.0		8.0	mA	V_{PP} = 40V, V_{NN} = –120V	
			4.0			5.0		5.5		V_{PP} = 80V, V_{NN} = –80V	
			4.0			5.0		5.5		V_{PP} = 150V, V_{NN} = –10V	
Logic Supply Average Current	I_{DD}		6.0		4.0	6.0		6.0	mA	f_{CLK} = 3MHz,	
Logic Supply Quiescent Current	I_{DDQ}		10			10		10	µA		
Data Out Source Current	I_{SOR}	0.45		0.45	0.70		0.40		mA	V_{OUT} = V_{DD} - 0.7V	
Data Out Sink Current	I_{SINK}	0.45		0.45	0.70		0.40		mA	V_{OUT} = 0.7V	

Electrical Characteristics

AC Characteristics (over operating conditions V_{DD} = 15V, unless otherwise noted)

Characteristics	Sym	0°C		+25°C			+70°C		Units	Test Conditions
		min	max	min	typ	max	min	max		
Time to Turn Off V_{SIG}**	$t_{SIG(OFF)}$			200					ns	
Set Up Time Before $\overline{LE}$ Rises	t_{SD}	150		150			150		ns	
Time Width of $\overline{LE}$	t_{WLE}	150		150			150		ns	
Clock Delay Time to Data Out	t_{DO}		300		150	330		350	ns	
Set Up Time Data to Clock	t_{SU}	15		15	8.0		20		ns	
Hold Time Data from Clock	t_h	35		35			35		ns	
Clock Freq	f_{CLK}		3.0			3.0		3.0	MHz	50% duty cycle $f_{DATA} = f_{CLK}/2$
Turn On Time			2.0			2.0		2.0	µs	$V_{SIG} = V_{PP}$ -10V, R_L = 10KΩ
Turn Off Time			3.0			3.0		3.0	µs	$V_{SIG} = V_{PP}$ -10V, R_L = 10KΩ
Maximum V_{SIG} Slew Rate	dv/dt		10			10		10	V/ns	V_{PP} = 150V, V_{NN} = -10V
			10			10		10		V_{PP} = 80V, V_{NN} = -80V
			10			10		10		V_{PP} = 40V, V_{NN} = -120V
Off Isolation	KO	-30		-30	-33		-30		dB	f = 5MHz, 1KΩ//15pF load
		-45		-45	-50		-45		dB	f = 5MHz, 50Ω load
Switch Crosstalk	K_{CR}	-60		-60	-70		-60		dB	f = 5MHz, 50Ω load
Output Switch Isolation Diode Current	I_{ID}		300			300		300	mA	300ns pulse width, 2.0% duty cycle
Off Capacitance SW to GND	$C_{SG(OFF)}$	5.0	17	5.0	12	17	5.0	17	pF	0V, 1MHz
On Capacitance SW to GND	$C_{SG(ON)}$	25	50	25	38	50	25	50	pF	0V, 1MHz

Electrical Characteristics

AC Characteristics (over operating conditions V_{DD} = 15V, unless otherwise noted)

Characteristics	Sym	+25°C			Units	Test Conditions
		min	typ	max		
Output Voltage Spike	$+V_{SPK}$		1.0		V	V_{PP} = 40V, V_{NN} = -120V
	$-V_{SPK}$		3.5			R_L = 50Ω
	$+V_{SPK}$		12			V_{PP} = 80V, V_{NN} = -80V
	$-V_{SPK}$		18			R_L = 50Ω
	$+V_{SPK}$		6.0			V_{PP} = 150V, V_{NN} = -10V
	$-V_{SPK}$		9.0			R_L = 50Ω
Charge Injection	Q		1700		pC	V_{PP} = 80V, V_{NN} = -80V, V_{SIG} = 0V
			850			V_{PP} = 80V, V_{NN} = -80V, V_{SIG} = 70V
			600			V_{PP} = 80V, V_{NN} = -80V, V_{SIG} = -70V

Operating Conditions*

Symbol	Parameter	Value
V_{DD}	Logic power supply voltage	10.0 V to 15.5 V
V_{PP}	Positive high voltage supply	40V to V_{NN}+ 160V
V_{NN}	Negative high voltage supply	-10.0V to -120V
V_{IH}	High-level input voltage	V_{DD} -2V to V_{DD}
V_{IL}	Low-level input voltage	0V to 2.0V
V_{SIG}	Analog signal voltage peak to peak	V_{NN} +10V to V_{PP} -10
T_A	Operating free air-temperature	0°C to 70°C

Note:

* Power up/down sequence is arbitrary except GND must be powered-up first and powered-down last.
V_{SIG} must be $V_{NN} \leq V_{SIG} \leq V_{PP}$ or floating during power up/down transistion.
Rise and fall times of power supplies V_{DD}, V_{PP}, and V_{NN} should not be less than 1.0msec.

Test Circuits



Switch OFF Leakage



Crosstalk



T_{ON}/T_{OFF} Test Circuit



OFF Isolation



DC Offset ON/OFF



Isolation Diode Current



Q = 1000pF x ΔV_{OUT}

Charge Injection



Output Voltage Spike

Logic Timing Waveforms



Logic Diagram



Truth Table

D0	D1	D2	D3	D4	D5	D6	D7	$\overline{LE}$	SW0	SW1	SW2	SW3	SW4	SW5	SW6	SW7
L								L	OFF							
H								L	ON							
	L							L		OFF						
	H							L		ON						
		L						L			OFF					
		H						L			ON					
			L					L				OFF				
			H					L				ON				
				L				L					OFF			
				H				L					ON			
					L			L						OFF		
					H			L						ON		
						L		L							OFF	
						H		L							ON	
							L	L								OFF
							H	L								ON
X	X	X	X	X	X	X	X	H	HOLD PREVIOUS STATE							

Notes:
1. The eight switches operate independently.
2. Serial data is clocked in on the L→ H transition CLK.
3. The switches go to a state retaining their present condition at the rising edge of $\overline{LE}$. When $\overline{LE}$ is low the shift register data flows through the latch.
4. D_{OUT} is high when switch 7 is on.
5. Shift register clockng has no effect on the switch states if $\overline{LE}$ is H.

Typical Performance Curves

I_{DD} vs CLK Frequency

V_{DD} = 15V, V_{PP}/V_{NN} = ±80V, T_A = 0°C to 70°C



Off Isolation vs Signal Voltage Frequency

V_{DD} = 15V, V_{PP}/V_{NN} = ±80V



Crosstalk vs Analog Signal Frequency

V_{DD} = 15V, V_{PP}/V_{NN} = ±80V



Typical Performance Curves

R_{ON} vs Ambient Temp T_A

V_{DD} = 15V & V_{PP}/V_{NN} = ±80V



R_{ON} vs V_{PP}/V_{NN}

V_{DD} = 15V



Switch Current vs Switch Voltage Drop

V_{DD} = 15V & V_{PP}/V_{NN} = ±80V



I_{PP}/I_{NN} vs Output Switching Frequency

V_{DD} = 15V & V_{PP}/V_{NN} = ±80V



Junction Temp T_j vs Switch Peak Current

V_{SIG} Freq = 10KHz & Duty Cycle = 0.1%

V_{DD} = 15V & V_{PP}/V_{NN} = ±80V



T_{DO} vs Ambient Temp T_A

V_{DD} = 15V & V_{PP}/V_{NN} = ±80V



Pin Configurations

24-Pin DIP

Pin	Function	Pin	Function
1	SW3	13	D_{IN}
2	SW3	14	CLK
3	SW2	15	$\overline{LE}$
4	SW2	16	D_{OUT}
5	SW1	17	SW7
6	SW1	18	SW7
7	SW0	19	SW6
8	SW0	20	SW6
9	V_{PP}	21	SW5
10	V_{NN}	22	SW5
11	GND	23	SW4
12	V_{DD}	24	SW4

28-Pin J-Lead

Pin	Function	Pin	Function
1	SW3	15	N/C
2	SW3	16	D_{IN}
3	SW2	17	CLK
4	SW2	18	$\overline{LE}$
5	N/C	19	D_{OUT}
6	N/C	20	SW7
7	SW1	21	SW7
8	SW1	22	SW6
9	SW0	23	SW6
10	SW0	24	N/C
11	V_{PP}	25	SW5
12	V_{NN}	26	SW5
13	GND	27	SW4
14	V_{DD}	28	SW4

Package Outlines



top view

24-pin DIP



top view

28-pin J-Lead Package

8-Channel High Voltage Analog Switch

Ordering Information

$V_{PP} - V_{NN}$	Package Options		
	Die in waffle pack	28-pin plastic DIP	28-lead plastic chip carrier
160V	HV2216X	HV2216P	HV2216PJ

Features

- ☐ HVCMOS® technology for high performance
- ☐ Very low quiescent power dissipation – 10µA
- ☐ Output On-resistance typically 22 ohms
- ☐ Low parasitic capacitances
- ☐ DC to 10MHz analog signal frequency
- ☐ 50dB typical output off isolation at 5 MHz
- ☐ CMOS logic circuitry for low power
- ☐ Excellent noise immunity
- ☐ On-chip shift register, latch and clear logic circuitry
- ☐ Flexible high voltage supplies
- ☐ Surface mount package available

General Description

Not recommended for new designs. Please use HV202/203 or HV204/205/206.

This device is an 8-channel high-voltage analog switch integrated circuit (IC) intended for use in applications requiring high voltage switching controlled by low voltage control signals, such as ultrasound imaging and printers. Input data is shifted into an 8-bit shift register which can then be retained in an 8-bit latch. To reduce any possible clock feedthrough noise, Latch Enable Bar ($\overline{LE}$) should be left high until all bits are clocked in. Using HVCMOS technology, this switch combines high voltage bilateral DMOS switches and low power CMOS logic to provide efficient control of high voltage analog signals.

This IC is suitable for various combinations of high voltage supplies, e.g., for HV2216 +40V/-120V, or +80V/-80V or +150V/-10V.

Absolute Maximum Ratings*

V_{DD} Logic power supply voltage	-0.5V to +18V
V_{PP} - V_{NN} Supply voltage	174V
V_{PP} Positive high voltage supply	-0.5V to +160V
V_{NN} Negative high voltage supply	+0.5V to -160V
Logic input voltages	-0.5V to V_{DD} +0.3V
Analog Signal Range	V_{NN} to V_{PP}
Peak analog signal current/channel	3.0A
Storage temperature	-65°C to +150°C
Power dissipation	Plastic Package 0.8W

* Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability.

Electrical Characteristics

DC Characteristics (over recommended operating conditions unless otherwise noted)

Characteristics	Sym	0°C		+25°C			+70°C		Units	Test Conditions	
		min	max	min	typ	max	min	max			
Small Signal Switch (ON) Resistance	R_{ONS}		30		26	32		35	ohms	I_{SIG} = 5mA	V_{PP} = 40V,
			25		22	27		32		I_{SIG} = 200mA	V_{NN} = –120V
			25		22	27		30		I_{SIG} = 5mA	V_{PP} = 80V,
			18		18	20		23		I_{SIG} = 200mA	V_{NN} = –80V
			23		20	25		30		I_{SIG} = 5mA	V_{PP} = 150V,
			22		16	25		27		I_{SIG} = 200mA	V_{NN} = –10V
Small Signal Switch (ON) Resistance Matching	ΔR_{ONS}		20		5.0	20		20	%	I_{SW} = 5mA, V_{PP} = 80V, V_{NN} = –80V	
Large Signal Switch (ON) Resistance	R_{ONL}				13	22			ohms	$V_{SIG} = V_{PP}$–10V, I_{SIG} = 1A	
Switch Off Leakage Per Switch	I_{SOL}		5.0		1.0	10		15	µA	$V_{SIG} = V_{PP}$–10V and V_{NN} +10V	
DC Offset Switch Off			300		100	300		300	mV	R_L = 100KΩ	
DC Offset Switch On			500		100	500		500	mV	R_L = 100KΩ	
Pos. HV Supply Current	I_{PPQ}				10	50			µA	ALL SWS OFF	
Neg. HV Supply Current	I_{NNQ}				-10	-50			µA	ALL SWS OFF	
Pos. HV Supply Current	I_{PPQ}				10	50			µA	ALL SWS ON I_{SW} = 5mA	
Neg. HV Supply Current	I_{NNQ}				-10	-50			µA	ALL SWS ON I_{SW} = 5mA	
Switch Output Peak Current			3.0		3.0	2.0		2.0	A	$V_{SIG} \leq$ 0.1% duty cycle	
Output Switch Frequency	f_{SW}					50			KHz	Duty Cycle = 50%	
I_{PP} Supply Current	I_{PP}		6.5			7.0		8.0	mA	V_{PP} = 40V, V_{NN} = –120V	50KHz Output Switching Frequency with no load
			4.0			5.0		5.5		V_{PP} = 80V, V_{NN} = –80V	
			4.0			5.0		5.5		V_{PP} = 150V, V_{NN} = –10V	
I_{NN} Supply Current	I_{NN}		6.5			7.0		8.0	mA	V_{PP} = 40V, V_{NN} = –120V	
			4.0			5.0		5.5		V_{PP} = 80V, V_{NN} = –80V	
			4.0			5.0		5.5		V_{PP} = 150V, V_{NN} = –10V	
Logic Supply Average Current	I_{DD}		6.0		4.0	6.0		6.0	mA	f_{CLK} = 3MHz,	
Logic Supply Quiescent Current	I_{DDQ}		10			10		10	µA		
Data Out Source Current	I_{SOR}	0.45		0.45	0.70		0.40		mA	$V_{OUT} = V_{DD}$ - 0.7V	
Data Out Sink Current	I_{SINK}	0.45		0.45	0.70		0.40		mA	V_{OUT} = 0.7V	

Electrical Characteristics

AC Characteristics (over operating conditions V_{DD} = 15V, unless otherwise noted)

Characteristics	Sym	0°C		+25°C			+70°C		Units	Test Conditions
		min	max	min	typ	max	min	max		
Time to Turn Off V_{SIG}**	$t_{SIG(OFF)}$			200					ns	
Set Up Time Before $\overline{LE}$ Rises	t_{SD}	150		150			150		ns	
Time Width of $\overline{LE}$	t_{WLE}	150		150			150		ns	
Clock Delay Time to Data Out	t_{DO}		300		150	330		350	ns	
Time Width of CL	t_{WCL}	150		150			150		ns	
Set Up Time Data to Clock	t_{SU}	15		15	8.0		20		ns	
Hold Time Data from Clock	t_h	35		35			35		ns	
Clock Freq	f_{CLK}		3.0			3.0		3.0	MHz	50% duty cycle $f_{DATA} = f_{CLK}/2$
Turn On Time			2.0			2.0		2.0	µs	$V_{SIG} = V_{PP}$ -10V, R_L = 10KΩ
Turn Off Time			3.0			3.0		3.0	µs	$V_{SIG} = V_{PP}$ -10V, R_L = 10KΩ
Maximum V_{SIG} Slew Rate	dv/dt		10			10		10	V/ns	V_{PP} = 150V, V_{NN} = -10V
			10			10		10		V_{PP} = 80V, V_{NN} = -80V
			10			10		10		V_{PP} = 40V, V_{NN} = -120V
Off Isolation	KO	-30		-30	-33		-30		dB	f = 5MHz, 1KΩ//15pF load
		-45		-45	-50		-45		dB	f = 5MHz, 50Ω load
Switch Crosstalk	K_{CR}	-60		-60	-70		-60		dB	f = 5MHz, 50Ω load
Output Switch Isolation Diode Current	I_{ID}		300			300		300	mA	300ns pulse width, 2.0% duty cycle
Off Capacitance SW to GND	$C_{SG(OFF)}$	5.0	17	5.0	12	17	5.0	17	pF	0V, 1MHz
On Capacitance SW to GND	$C_{SG(ON)}$	25	50	25	38	50	25	50	pF	0V, 1MHz

Electrical Characteristics

AC Characteristics (over operating conditions V_{DD} = 15V, unless otherwise noted)

Characteristics	Sym	+25°C			Units	Test Conditions
		min	typ	max		
Output Voltage Spike	$+V_{SPK}$		1.0		V	V_{PP} = 40V, V_{NN} = -120V
	$-V_{SPK}$		3.5			R_L = 50Ω
	$+V_{SPK}$		12			V_{PP} = 80V, V_{NN} = -80V
	$-V_{SPK}$		18			R_L = 50Ω
	$+V_{SPK}$		6.0			V_{PP} = 150V, V_{NN} = -10V
	$-V_{SPK}$		9.0			R_L = 50Ω
Charge Injection	Q		1700		pC	V_{PP} = 80V, V_{NN} = -80V, V_{SIG} = 0V
			850			V_{PP} = 80V, V_{NN} = -80V, V_{SIG} = 70V
			600			V_{PP} = 80V, V_{NN} = -80V, V_{SIG} = -70V

Operating Conditions*

Symbol	Parameter	Value
V_{DD}	Logic power supply voltage	10.0 V to 15.5 V
V_{PP}	Positive high voltage supply	40V to V_{NN}+ 160V
V_{NN}	Negative high voltage supply	-10.0V to -120V
V_{IH}	High-level input voltage	V_{DD} -2V to V_{DD}
V_{IL}	Low-level input voltage	0V to 2.0V
V_{SIG}	Analog signal voltage peak to peak	V_{NN} +10V to V_{PP} -10
T_A	Operating free air-temperature	0°C to 70°C

Note:

* Power up/down sequence is arbitrary except GND must be powered-up first and powered-down last.
V_{SIG} must be $V_{NN} \leq V_{SIG} \leq V_{PP}$ or floating during power up/down transistion.
Rise and fall times of power supplies V_{DD}, V_{PP}, and V_{NN} should not be less than 1.0msec.

Test Circuits



Switch OFF Leakage



Crosstalk



T_{ON}/T_{OFF} Test Circuit



OFF Isolation



DC Offset ON/OFF



Isolation Diode Current



Charge Injection



Output Voltage Spike

Logic Timing Waveforms



Logic Diagram



Truth Table

D0	D1	D2	D3	D4	D5	D6	D7	$\overline{LE}$	CL	SW0	SW1	SW2	SW3	SW4	SW5	SW6	SW7
L								L	L	OFF							
H								L	L	ON							
	L							L	L		OFF						
	H							L	L		ON						
		L						L	L			OFF					
		H						L	L			ON					
			L					L	L				OFF				
			H					L	L				ON				
				L				L	L					OFF			
				H				L	L					ON			
					L			L	L						OFF		
					H			L	L						ON		
						L		L	L							OFF	
						H		L	L							ON	
							L	L	L								OFF
							H	L	L								ON
X	X	X	X	X	X	X	X	H	L	HOLD PREVIOUS STATE							
X	X	X	X	X	X	X	X	X	H	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF

Notes:

1. The eight switches operate independently.
2. Serial data is clocked in on the L→ H transition CLK.
3. The switches go to a state retaining their present condition at the rising edge of $\overline{LE}$. When $\overline{LE}$ is low the shift register data flows through the latch.
4. D_{OUT} is high when switch 7 is on.
5. Shift register clocking has no effect on the switch states if $\overline{LE}$ is H.
6. The clear input overrides all other inputs.

Typical Performance Curves

I_{DD} vs. CLK Frequency

V_{DD} = 15V, V_{PP}/V_{NN} = ±80V, T_A = 0°C to 70°C



Off Isolation vs. Signal Voltage Frequency

V_{DD} = 15V, V_{PP}/V_{NN} = ±80V



Crosstalk vs. Analog Signal Frequency

V_{DD} = 15V, V_{PP}/V_{NN} = ±80V



Typical Performance Curves













Pin Configurations

28-Pin DIP

Pin	Function	Pin	Function
1	SW3	15	N/C
2	SW3	16	D_{IN}
3	SW2	17	$\overline{CLK}$
4	SW2	18	$\overline{LE}$
5	SW1	19	CL
6	SW1	20	D_{OUT}
7	SW0	21	SW7
8	SW0	22	SW7
9	V_{PP}	23	SW6
10	V_{NN}	24	SW6
11	N/C	25	SW5
12	GND	26	SW5
13	V_{DD}	27	SW4
14	N/C	28	SW4

28-Pin J-Lead

Pin	Function	Pin	Function
1	SW3	15	N/C
2	SW3	16	D_{IN}
3	SW2	17	$\overline{CLK}$
4	SW2	18	$\overline{LE}$
5	SW1	19	CL
6	SW1	20	D_{OUT}
7	SW0	21	SW7
8	SW0	22	SW7
9	V_{PP}	23	SW6
10	V_{NN}	24	SW6
11	N/C	25	SW5
12	GND	26	SW5
13	V_{DD}	27	SW4
14	N/C	28	SW4

Package Outlines



top view

28-pin DIP



top view

28-pin J-Lead Package

Low Charge Injection 8-Channel High Voltage Analog Switch

Ordering Information

$V_{PP} - V_{NN}$	Package Options			
	28-pin plastic DIP	28-lead plastic chip carrier	48-lead TQFP	Die in waffle pack
200V	HV20220P	HV20220PJ	HV20220FG	HV20220X
200V	-	HV20320PJ	-	-

Features

- ☐ HVCMOS® technology for high performance
- ☐ Very low quiescent power dissipation – 10µA
- ☐ Output On-resistance typically 22 ohms
- ☐ Low parasitic capacitances
- ☐ DC to 10MHz analog signal frequency
- ☐ 60dB typical output off isolation at 5 MHz
- ☐ CMOS logic circuitry for low power
- ☐ Excellent noise immunity
- ☐ On-chip shift register, latch and clear logic circuitry
- ☐ Flexible high voltage supplies
- ☐ Surface mount package available

General Description

This device is a low charge injection 8-channel high-voltage analog switch integrated circuit (IC) intended for use in applications requiring high voltage switching controlled by low voltage control signals, such as ultrasound imaging and printers. Input data is shifted into an 8-bit shift register which can then be retained in an 8-bit latch. To reduce any possible clock feedthrough noise, Latch Enable Bar ($\overline{LE}$) should be left high until all bits are clocked in. Using HVCMOS technology, this switch combines high voltage bilateral DMOS switches and low power CMOS logic to provide efficient control of high voltage analog signals. The HV203 has the same electrical specifications as the HV202, but it is packaged in the 28 lead plastic chip carrier with the pin configuration of the Supertex HV2216PJ.

This IC is suitable for various combinations of high voltage supplies, e.g., V_{PP}/V_{NN} : +50V/–150V, or +100V/–100V.

Absolute Maximum Ratings*

V_{DD} Logic power supply voltage	-0.5V to +18V
V_{PP} - V_{NN} Supply voltage	220V
V_{PP} Positive high voltage supply	-0.5V to V_{NN} +200V
V_{NN} Negative high voltage supply	+0.5V to -200V
Logic input voltages	-0.5V to V_{DD} +0.3V
Analog Signal Range	V_{NN} to V_{PP}
Peak analog signal current/channel	3.0A
Storage temperature	-65°C to +150°C
Power dissipation	Plastic Package 0.8W

* Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability.

Electrical Characteristics

DC Characteristics (over recommended operating conditions unless otherwise noted)

Characteristics	Sym	0°C		+25°C			+70°C		Units	Test Conditions	
		min	max	min	typ	max	min	max			
Small Signal Switch (ON) Resistance	R_{ONS}		30		26	38		48	ohms	I_{SIG} = 5mA	V_{PP} = 40V,
			25		22	27		32		I_{SIG} = 200mA	V_{NN} = -160V
			25		22	27		30		I_{SIG} = 5mA	V_{PP} = 100V,
			18		18	24		27		I_{SIG} = 200mA	V_{NN} = -100V
			23		20	25		30		I_{SIG} = 5mA	V_{PP} = 160V,
			22		16	25		27		I_{SIG} = 200mA	V_{NN} = -40V
Small Signal Switch (ON) Resistance Matching	ΔR_{ONS}		20		5.0	20		20	%	I_{SW} = 5mA, V_{PP} = 100V, V_{NN} = -100V	
Large Signal Switch (ON) Resistance	R_{ONL}				15				ohms	V_{SIG} = V_{PP} - 10V, I_{SIG} = 1A	
Switch Off Leakage Per Switch	I_{SOL}		5.0		1.0	10		15	µA	V_{SIG} = V_{PP} - 10V and V_{NN} +10V	
DC Offset Switch Off			300		100	300		300	mV	R_L = 100KΩ	
DC Offset Switch On			500		100	500		500	mV	R_L = 100KΩ	
Pos. HV Supply Current	I_{PPQ}				10	50			µA	ALL SWS OFF	
Neg. HV Supply Current	I_{NNQ}				-10	-50			µA	ALL SWS OFF	
Pos. HV Supply Current	I_{PPQ}				10	50			µA	ALL SWS ON I_{SW} = 5mA	
Neg. HV Supply Current	I_{NNQ}				-10	-50			µA	ALL SWS ON I_{SW} = 5mA	
Switch Output Peak Current			3.0		3.0	2.0		2.0	A	V_{SIG} duty cycle ≤ 0.1%	
Output Switch Frequency	f_{SW}					50			KHz	Duty Cycle = 50%	
I_{PP} Supply Current	I_{PP}		6.5			7.0		8.0	mA	V_{PP} = 40V, V_{NN} = -160V	50KHz Output Switching Frequency with no load
			4.0			5.0		5.5		V_{PP} = 100V, V_{NN} = -100V	
			4.0			5.0		5.5		V_{PP} = 160V, V_{NN} = -40V	
I_{NN} Supply Current	I_{NN}		6.5			7.0		8.0	mA	V_{PP} = 40V, V_{NN} = -160V	
			4.0			5.0		5.5		V_{PP} = 100V, V_{NN} = -100V	
			4.0			5.0		5.5		V_{PP} = 160V, V_{NN} = -40V	
Logic Supply Average Current	I_{DD}		4.0			4.0		4.0	mA	f_{CLK} = 5MHz, V_{DD} = 5.0V	
Logic Supply Quiescent Current	I_{DDQ}		10			10		10	µA		
Data Out Source Current	I_{SOR}	0.45		0.45	0.70		0.40		mA	V_{OUT} = V_{DD} - 0.7V	
Data Out Sink Current	I_{SINK}	0.45		0.45	0.70		0.40		mA	V_{OUT} = 0.7V	
Logic Input Capacitance	C_{IN}		10			10		10	pF		

Electrical Characteristics

AC Characteristics (over operating conditions V_{DD} = 5V, unless otherwise noted)

Characteristics	Sym	0°C		+25°C			+70°C		Units	Test Conditions
		min	max	min	typ	max	min	max		
Set Up Time Before $\overline{LE}$ Rises	t_{SD}	150		150			150		ns	
Time Width of $\overline{LE}$	t_{WLE}	150		150			150		ns	
Clock Delay Time to Data Out	t_{DO}		150			150		150	ns	
Time Width of CL	t_{WCL}	150		150			150		ns	
Set Up Time Data to Clock	t_{SU}	15		15	8.0		20		ns	
Hold Time Data from Clock	t_h	35		35			35		ns	
Clock Freq	f_{CLK}		5.0			5.0		5.0	MHz	50% duty cycle $f_{DATA} = f_{CLK}/2$
Turn On Time	t_{ON}		5.0			5.0		5.0	µs	$V_{SIG} = V_{PP}$ -10V, R_L = 10KΩ
Turn Off Time	t_{OFF}		5.0			5.0		5.0	µs	$V_{SIG} = V_{PP}$ -10V, R_L = 10KΩ
Maximum V_{SIG} Slew Rate	dv/dt		20			20		20	V/ns	V_{PP} = 160V, V_{NN} = -40V
			20			20		20		V_{PP} = 100V, V_{NN} = -100V
			20			20		20		V_{PP} = 40V, V_{NN} = -160V
Off Isolation	KO	-30		-30	-33		-30		dB	f = 5MHz, 1KΩ//15pF load
		-58		-58			-58		dB	f = 5MHz, 50Ω load
Switch Crosstalk	K_{CR}	-60		-60	-70		-60		dB	f = 5MHz, 50Ω load
Output Switch Isolation Diode Current	I_{ID}		300			300		300	mA	300ns pulse width, 2.0% duty cycle
Off Capacitance SW to GND	$C_{SG(OFF)}$	5.0	17	5.0	12	17	5.0	17	pF	0V, 1MHz
On Capacitance SW to GND	$C_{SG(ON)}$	25	50	25	38	50	25	50	pF	0V, 1MHz

Electrical Characteristics

AC Characteristics (over operating conditions V_{DD} = 5V, unless otherwise noted)

Characteristics	Sym	+25°C			Units	Test Conditions
		min	typ	max		
Output Voltage Spike	$+V_{SPK}$			150	mV	V_{PP} = 40V, V_{NN} = -160V, R_L = 50Ω
	$-V_{SPK}$			150		
	$+V_{SPK}$			150		V_{PP} = 100V, V_{NN} = -100V, R_L = 50Ω
	$-V_{SPK}$			150		
	$+V_{SPK}$			150		V_{PP} = 160V, V_{NN} = -40V, R_L = 50Ω
	$-V_{SPK}$			150		
Charge Injection	Q			TBD	pC	V_{PP} = 100V, V_{NN} = -100V, V_{SIG} = 0V
				TBD		V_{PP} = 100V, V_{NN} = -100V, V_{SIG} = 90V
				TBD		V_{PP} = 100V, V_{NN} = -100V, V_{SIG} = -90V

Operating Conditions*

Symbol	Parameter	Value
V_{DD}	Logic power supply voltage	4.5V to 13.2V
V_{PP}	Positive high voltage supply	40V to V_{NN}+ 200V
V_{NN}	Negative high voltage supply	-40V to -160V
V_{IH}	High-level input voltage	V_{DD} -1.5V to V_{DD}
V_{IL}	Low-level input voltage	0V to 1.5V
V_{SIG}	Analog signal voltage peak to peak	V_{NN} +10V to V_{PP} -10V
T_A	Operating free air-temperature	0°C to 70°C

Note:

* Power up/down sequence is arbitrary except GND must be powered-up first and powered-down last.

V_{SIG} must be $V_{NN} \leq V_{SIG} \leq V_{PP}$ or floating during power up/down transition.

Rise and fall times of power supplies V_{DD}, V_{PP}, and V_{NN} should not be less than 1.0msec.

Test Circuits



Switch OFF Leakage



DC Offset ON/OFF



T_{ON}/T_{OFF} Test Circuit



OFF Isolation



Isolation Diode Current



Crosstalk



Charge Injection



Output Voltage Spike

Logic Timing Waveforms



Logic Diagram



Truth Table

D0	D1	D2	D3	D4	D5	D6	D7	$\overline{LE}$	CL	SW0	SW1	SW2	SW3	SW4	SW5	SW6	SW7
L								L	L	OFF							
H								L	L	ON							
	L							L	L		OFF						
	H							L	L		ON						
		L						L	L			OFF					
		H						L	L			ON					
			L					L	L				OFF				
			H					L	L				ON				
				L				L	L					OFF			
				H				L	L					ON			
					L			L	L						OFF		
					H			L	L						ON		
						L		L	L							OFF	
						H		L	L							ON	
							L	L	L								OFF
							H	L	L								ON
X	X	X	X	X	X	X	X	H	L	HOLD PREVIOUS STATE							
X	X	X	X	X	X	X	X	X	H	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF

Notes:

1. The eight switches operate independently.
2. Serial data is clocked in on the L→ H transition CLK.
3. The switches go to a state retaining their present condition at the rising edge of $\overline{LE}$. When $\overline{LE}$ is low the shift register data flows through the latch.
4. D_{OUT} is high when switch 7 is on.
5. Shift register clocking has no effect on the switch states if $\overline{LE}$ is H.
6. The clear input overrides all other inputs.

Pin Configurations

HV202 28-Pin DIP

Pin	Function	Pin	Function
1	SW3	15	N/C
2	SW3	16	D_{IN}
3	SW2	17	CLK
4	SW2	18	$\overline{LE}$
5	SW1	19	CL
6	SW1	20	D_{OUT}
7	SW0	21	SW7
8	SW0	22	SW7
9	N/C	23	SW6
10	V_{PP}	24	SW6
11	N/C	25	SW5
12	V_{NN}	26	SW5
13	GND	27	SW4
14	V_{DD}	28	SW4

HV202 28 Pin J-Lead

Pin	Function	Pin	Function
1	SW3	15	N/C
2	SW3	16	D_{IN}
3	SW2	17	CLK
4	SW2	18	$\overline{LE}$
5	SW1	19	CL
6	SW1	20	D_{OUT}
7	SW0	21	SW7
8	SW0	22	SW7
9	N/C	23	SW6
10	V_{PP}	24	SW6
11	N/C	25	SW5
12	V_{NN}	26	SW5
13	GND	27	SW4
14	V_{DD}	28	SW4

HV203 28 Pin J-Lead

Pin	Function	Pin	Function
1	SW3	15	N/C
2	SW3	16	D_{IN}
3	SW2	17	$\overline{CLK}$
4	SW2	18	$\overline{LE}$
5	SW1	19	CL
6	SW1	20	D_{OUT}
7	SW0	21	SW7
8	SW0	22	SW7
9	V_{PP}	23	SW6
10	V_{NN}	24	SW6
11	N/C	25	SW5
12	GND	26	SW5
13	V_{DD}	27	SW4
14	N/C	28	SW4

Package Outlines



top view
28-pin DIP



top view
28-pin J-Lead Package

Pin Configuration

HV202 48-Pin TQFP

Pin	Function	Pin	Function
1	SW5	25	V_{NN}
2	NC	26	NC
3	SW4	27	NC
4	NC	28	GND
5	SW4	29	V_{DD}
6	NC	30	NC
7	NC	31	NC
8	SW3	32	NC
9	NC	33	D_{IN}
10	SW3	34	CK
11	NC	35	$\overline{LE}$
12	SW2	36	CLR
13	NC	37	D_{OUT}
14	SW2	38	NC
15	NC	39	SW7
16	SW1	40	NC
17	NC	41	SW7
18	SW1	42	NC
19	NC	43	SW6
20	SW0	44	NC
21	NC	45	SW6
22	SW0	46	NC
23	NC	47	SW5
24	V_{PP}	48	NC

Package Outline



top view

48-pin TQFP

Low Charge Injection 8-Channel High Voltage Analog Switch

Ordering Information

$V_{PP} - V_{NN}$	Package Options		
	Die in waffle pack	28-pin plastic DIP	28-lead plastic chip carrier
200V	HV20420X	HV20420P	HV20420PJ
200V	-	-	HV20520PJ
200V	-	-	HV20620PJ

Features

- ☐ HVCMOS® technology for high performance
- ☐ Low charge injection
- ☐ Very low quiescent power dissipation – 10μA
- ☐ Output On-resistance typically 22 ohms
- ☐ Low parasitic capacitances
- ☐ DC to 10MHz analog signal frequency
- ☐ 60dB typical output off isolation at 5 MHz
- ☐ CMOS logic circuitry for low power
- ☐ Excellent noise immunity
- ☐ On-chip shift register, latch and clear logic circuitry
- ☐ Flexible high voltage supplies
- ☐ Surface mount package available

General Description

This device is a low charge injection 8-channel high-voltage analog switch integrated circuit (IC) intended for use in applications requiring high voltage switching controlled by low voltage control signals, such as ultrasound imaging and printers. Input data is shifted into an 8-bit shift register which can then be retained in an 8-bit latch. To reduce any possible clock feedthrough noise, Latch Enable Bar ($\overline{LE}$) should be left high until all bits are clocked in. Using HVCMOS technology, this switch combines high voltage bilateral DMOS switches and low power CMOS logic to provide efficient control of high voltage analog signals.

This IC is suitable for various combinations of high voltage supplies, e.g., V_{PP}/V_{NN} : +50V/–150V, or +100V/–100V.

The specifications for the HV204, HV205, and HV206 are identical except that the pinouts in the 28-lead plastic chip carrier are different (see pg. 13-55 for device pinouts).

Absolute Maximum Ratings*

V_{DD} Logic power supply voltage	-0.5V to +18V
V_{PP} - V_{NN} Supply voltage	220V
V_{PP} Positive high voltage supply	-0.5V to V_{NN} +200V
V_{NN} Negative high voltage supply	+0.5V to -200V
Logic input voltages	-0.5V to V_{DD} +0.3V
Analog Signal Range	V_{NN} to V_{PP}
Peak analog signal current/channel	3.0A
Storage temperature	-65°C to +150°C
Power dissipation	Plastic Package 0.8W

* Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability.

Electrical Characteristics

DC Characteristics (over recommended operating conditions unless otherwise noted)

Characteristics	Sym	0°C		+25°C			+70°C		Units	Test Conditions	
		min	max	min	typ	max	min	max			
Small Signal Switch (ON) Resistance	R_{ONS}		30		26	32		35	ohms	I_{SIG} = 5mA	V_{PP} = + 50V,
			25		22	27		32		I_{SIG} = 200mA	V_{NN} = -150V
			25		22	27		30		I_{SIG} = 5mA	V_{PP} = +100V,
			18		18	20		23		I_{SIG} = 200mA	V_{NN} = -100V
Small Signal Switch (ON) Resistance Matching	ΔR_{ONS}		20		5.0	20		20	%	I_{SW} = 5mA, V_{PP} = +100V, V_{NN} = -100V	
Large Signal Switch (ON) Resistance	R_{ONL}				15				ohms	$V_{SIG} = V_{PP}$ - 10V, I_{SIG} = 1.0A	
Switch Off Leakage Per Switch	I_{SOL}		5.0		1.0	10		15	µA	$V_{SIG} = V_{PP}$ - 10V to V_{NN} +10V	
DC Offset Switch Off			300		100	300		300	mV	R_L = 100KΩ	
DC Offset Switch On			500		100	500		500	mV	R_L = 100KΩ	
Pos. HV Supply Current	I_{PPQ}				10	50			µA	ALL SWS OFF	
Neg. HV Supply Current	I_{NNQ}				-10	-50			µA	ALL SWS OFF	
Pos. HV Supply Current	I_{PPQ}				10	50			µA	ALL SWS ON I_{SW} = 5mA	
Neg. HV Supply Current	I_{NNQ}				-10	-50			µA	ALL SWS ON I_{SW} = 5mA	
Switch Output Peak Current			3.0		3.0	2.0		2.0	A	V_{SIG} duty cycle ≤ 0.1%	
Output Switch Frequency	f_{SW}					50			KHz	Duty Cycle = 50%	
I_{PP} Supply Current	I_{PP}		8.1			8.8		10.0	mA	V_{PP} = +50V, V_{NN} = -150V	50KHz Output Switching Frequency with no load
			5.0			6.3		6.9		V_{PP} = +100V, V_{NN} = -100V	
I_{NN} Supply Current	I_{NN}		8.1			8.8		10.0	mA	V_{PP} = +50V, V_{NN} = -150V	
			5.0			6.3		6.9		V_{PP} = +100V, V_{NN} = -100V	
Logic Supply Average Current	I_{DD}		6.0		4.0	6.0		6.0	mA	f_{CLK} = 3MHz	
Logic Supply Quiescent Current	I_{DDQ}		10			10		10	µA		
Data Out Source Current	I_{SOR}	0.45		0.45	0.70		0.40		mA	$V_{OUT} = V_{DD}$ - 0.7V	
Data Out Sink Current	I_{SINK}	0.45		0.45	0.70		0.40		mA	V_{OUT} = 0.7V	
Logic Input Capacitance	C_{IN}		10			10		10	pF		

Electrical Characteristics

AC Characteristics (over operating conditions V_{DD} = 15V, unless otherwise noted)

Characteristics	Sym	0°C		+25°C			+70°C		Units	Test Condition
		min	max	min	typ	max	min	max		
Time to Turn Off V_{SIG}*	$t_{SIG(OFF)}$			0					ns	
Set Up Time Before $\overline{LE}$ Rises	t_{SD}	150		150			150		ns	
Time Width of $\overline{LE}$	t_{WLE}	150		150			150		ns	
Clock Delay Time to Data Out	t_{DO}		175			175		190	ns	
Time Width of CL	t_{WCL}	150		150			150		ns	
Set Up Time Data to Clock	t_{SU}	15		15	8.0		20		ns	
Hold Time Data from Clock	t_H	35		35			35		ns	
Clock Freq	f_{CLK}		5.0			5.0		5.0	MHz	50% duty cycle $f_{DATA} = f_{CLK}/2$
Turn On Time	t_{ON}		5.0			5.0		5.0	µs	$V_{SIG} = V_{PP}$ - 10V
Turn Off Time	t_{OFF}		5.0			5.0		5.0	µs	$V_{SIG} = V_{PP}$ - 10V
Maximum V_{SIG} Slew Rate	dv/dt					13			V/ns	V_{PP} = +50V V_{NN} = -150V
						13				V_{PP} = +100V V_{NN} = -100V
Off Isolation	KO	-30		-30	-33		-30		dB	f = 5.0 MHz, 1KΩ//15pF load
		-45		-45	-60		-45		dB	f = 5MHz, 50Ω load
Switch Crosstalk	K_{CR}	-60		-60	-70		-60		dB	f = 5MHz, 50Ω load
Output Switch Isolation Diode Current	I_{ID}		300			300		300	mA	300ns pulse width, 2.0% duty cycle
Off Capacitance SW to GND	$C_{SG(OFF)}$	5.0	17	5.0	12	17	5.0	17	pF	0V, 1MHz
On Capacitance SW to GND	$C_{SG(ON)}$	25	50	25	38	50	25	50	pF	0V, 1MHz
Output Voltage Spike	$+V_{SPK}$				150				mV	V_{PP} = +100V V_{NN} = -100V R_L = 50Ω
	$-V_{SPK}$				150					

*Time required for analog signal to turn off before output switch turns off.

Operating Conditions*

Symbol	Parameter	Value
V_{DD}	Logic power supply voltage	10.0V to 15.5 V
V_{PP}	Positive high voltage supply	50V to V_{NN}+ 200V
V_{NN}	Negative high voltage supply	-100V to -150V
V_{IH}	High-level input voltage	V_{DD} -2V to V_{DD}
V_{IL}	Low-level input voltage	0V to 2.0V
V_{SIG}	Analog signal voltage peak to peak	V_{NN} +10V to V_{PP} -10V
T_A	Operating free air-temperature	0°C to 70°C

Note:

* Power up/down sequence is arbitrary except GND must be powered-up first and powered-down last.
V_{SIG} must be $V_{NN} \leq V_{SIG} \leq V_{PP}$ or floating during power up/down transistion.
Rise and fall times of power supplies V_{DD}, V_{PP}, and V_{NN} should not be less than 1.0msec.

Truth Table

D0	D1	D2	D3	D4	D5	D6	D7	$\overline{LE}$	CL	SW0	SW1	SW2	SW3	SW4	SW5	SW6	SW7
L								L	L	OFF							
H								L	L	ON							
	L							L	L		OFF						
	H							L	L		ON						
		L						L	L			OFF					
		H						L	L			ON					
			L					L	L				OFF				
			H					L	L				ON				
				L				L	L					OFF			
				H				L	L					ON			
					L			L	L						OFF		
					H			L	L						ON		
						L		L	L							OFF	
						H		L	L							ON	
							L	L	L								OFF
							H	L	L								ON
X	X	X	X	X	X	X	X	H	L	HOLD PREVIOUS STATE							
X	X	X	X	X	X	X	X	X	H	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF

Notes:

1. The eight switches operate independently.
2. Serial data is clocked in on the L→ H transition CLK.
3. The switches go to a state retaining their present condition at the rising edge of $\overline{LE}$. When $\overline{LE}$ is low the shift register data flows through the latch.
4. D_{OUT} is high when switch 7 is on.
5. Shift register clocking has no effect on the switch states if $\overline{LE}$ is H.
6. The clear input overrides all other inputs.

Test Circuits



Switch OFF Leakage



DC Offset ON/OFF



T_{ON}/T_{OFF} Test Circuit



OFF Isolation



Output Voltage Spike



Crosstalk

Logic Timing Waveforms



Logic Diagram



Pin Configurations

HV204 28-Pin DIP

Pin	Function	Pin	Function
1	SW3	15	N/C
2	SW3	16	D_{IN}
3	SW2	17	CLK
4	SW2	18	$\overline{LE}$
5	SW1	19	CL
6	SW1	20	D_{OUT}
7	SW0	21	SW7
8	SW0	22	SW7
9	N/C	23	SW6
10	V_{PP}	24	SW6
11	N/C	25	SW5
12	V_{NN}	26	SW5
13	GND	27	SW4
14	V_{DD}	28	SW4

HV204 28-Pin J-Lead

Pin	Function	Pin	Function
1	SW3	15	N/C
2	SW3	16	D_{IN}
3	SW2	17	CLK
4	SW2	18	$\overline{LE}$
5	SW1	19	CL
6	SW1	20	D_{OUT}
7	SW0	21	SW7
8	SW0	22	SW7
9	N/C	23	SW6
10	V_{PP}	24	SW6
11	N/C	25	SW5
12	V_{NN}	26	SW5
13	GND	27	SW4
14	V_{DD}	28	SW4

HV205 28-Pin J-Lead

Pin	Function	Pin	Function
1	SW3	15	N/C
2	SW3	16	D_{IN}
3	SW2	17	CLK
4	SW2	18	LE
5	SW1	19	CL
6	SW1	20	D_{OUT}
7	SW0	21	SW7
8	SW0	22	SW7
9	V_{PP}	23	SW6
10	V_{NN}	24	SW6
11	N/C	25	SW5
12	GND	26	SW5
13	V_{DD}	27	SW4
14	N/C	28	SW4

HV206 28-Pin J-Lead

Pin	Function	Pin	Function
1	SW3	15	V_{DD}
2	SW3	16	D_{IN}
3	SW2	17	CLK
4	SW2	18	LE
5	SW1	19	CL
6	SW1	20	D_{OUT}
7	SW0	21	SW7
8	SW0	22	SW7
9	N/C	23	SW6
10	V_{PP}	24	SW6
11	N/C	25	SW5
12	V_{NN}	26	SW5
13	N/C	27	SW4
14	GND	28	SW4

Package Outlines



top view
28-pin DIP



top view
28-pin J-Lead Package

Supertex inc.

Preliminary

Dual 1 of 4 High Voltage Analog Switch

Ordering Information

V_{PP}-V_{NN}	Package Options	
	28-Lead Plastic Chip Carrier	Die
225V	HV20722PJ	HV20722X

Features

- ☐ HVCMOS® technology for high performance
- ☐ Operating voltage of up 225V
- ☐ Very low quiescent power dissipation-10µA
- ☐ Low parasitic capacitances
- ☐ Over 20MHz bandwidth
- ☐ 58dB typical output off isolation at 5 MHz
- ☐ 5.0V CMOS logic circuitry
- ☐ Excellent noise immunity
- ☐ Flexible high voltage supplies

General Description

The Supertex HV207 is an 8-channel high-voltage analog switch integrated circuit (IC) configured as a dual 1 of 4 analog switch. The 2 sets of 4 analog switches are controlled independently with the 2 independent 1:4 decoders. The addressed switches are turned ON and the unaddressed switches are turned OFF. A logic high on the input clear pin will turn OFF all output switches regardless of the address input states.

Absolute Maximum Ratings*

V_{DD} Logic power supply voltage	-0.5V to +7.5V
V_{PP} - V_{NN} Supply voltage	+235V
V_{PP} Positive high voltage supply	-0.5V to +200V
V_{NN} Negative high voltage supply	+0.5V to -200V
Logic input voltages	-0.5V to V_{DD} +0.3V
V_{SIG} Analog Signal Range	V_{NN} to V_{PP}
Peak analog signal current/channel	3.0A
Storage temperature	-65°C to +150°C
Power dissipation, 28 pin PLCC	0.8Watt

* All voltages are referenced to ground. Absolute maximum ratings are those values which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability.

Electrical Characteristics

DC Characteristics (V_{PP} = + 115V, V_{NN} = -110V, V_{DD} = + 5.0V, T_A = + 25°C)

Characteristics	Sym	min	typ	max	Units	Test Conditions
Small Signal Switch (ON) Resistance	R_{ONS}			35	Ω	V_{SIG} = 0V, I_{SW} = 5mA
Small Signal Switch (ON)Resistance Matching	ΔR_{ONS}		5.0	20	%	V_{SIG} = 0V, I_{SW} = 5mA
Voltage Drop Across SW at Large Positive V_{SIG}	ΔV_{SW}			15	V	V_{SIG} = +100V, R_L = 200Ω
Voltage Drop Across SW at Large Negative V_{SIG}	ΔV_{SW}			5	V	V_{SIG} = -100V, R_L = 200Ω
Switch Off Leakage Per Switch	I_{SOL}		1.0	10	µA	V_{SIG} = V_{pp} - 10V and V_{NN} + 10V
DC Offset Switch OFF			100	300	mV	R_L =100KΩ
DC Offset Switch ON			100	500	mV	R_L =100KΩ
Pos. HV Supply Current	I_{PPQ}		10	50	µA	All SWS OFF
Neg. HV Supply Current	I_{NNQ}		-10	-50	µA	All SWS OFF
Pos. HV Supply Current	I_{PPQ}		10	50	µA	All SWS ON, I_{SW} = 5 mA
Neg. HV Supply Current	I_{NNQ}		-10	-50	µA	All SWS ON, I_{SW} = 5 mA
Switch Output Peak Current			3.0	2	A	V_{SIG} duty cycle ≤0.1%
Output Switch Frequency	f_{SW}			50	Khz	Duty Cycle = 50%
I_{PP} Supply Current	I_{PP}		3.5	5	mA	All SWS turning ON and OFF at 50Khz.
I_{NN} Supply Current	I_{NN}		-3.5	-5	mA	
Logic Supply Quiescent Current	I_{DDQ}			10	µA	

Electrical Characteristics

AC Characteristics (V_{PP} = + 115V, V_{NN} = - 110V, V_{DD} = + 5.0V, T_A = + 25°C)

Characteristics	Sym	min	typ	max	Units	Test Conditions
Turn On Time	t_{ON}			3.0	µs	V_{SIG} = V_{PP} - 10V, R_{LOAD} = 10KΩ
Turn On Time	t_{OFF}			3.0	µs	V_{SIG} = V_{PP} - 10V, R_{LOAD} = 10KΩ
Maximum V_{SIG} Slew Rate	dv/dt			13	V/ns	
Off Isolation	KO	-45	-58		dB	f = 5.0MHz, R_{LOAD} = 50Ω
Switch Crosstalk	K_{CR}	-60			dB	f = 5.0MHz, R_{LOAD} = 50Ω
Output Switch Isolation Diode Current	I_{ID}			300	mA	300ns pulse width, 2.0% duty cycle

Operating Conditions*

Symbol	Parameter	Value
V_{PP} - V_{NN}	Maximum differential voltage	+225V
V_{PP}	Positive high voltage supply	+60V to +190V
V_{NN}	Negative high voltage supply	-10V to V_{PP} - 225V
V_{DD}	Logic power supply voltage	+4.75V to +5.25V
V_{IH}	High-level input voltage	V_{DD} -1.5V to V_{DD}
V_{IL}	Low-level input voltage	0V to 1.5V
V_{SIG}	Analog signal voltage peak-to-peak	V_{NN} +10V to V_{PP} -10V
T_A	Operating free air-temperature	0°C to 70°C

Note:

* Power up/down sequence is arbitrary except GND must be powered-up first and powered-down last.

V_{SIG} must be $V_{NN} \leq V_{SIG} \leq V_{PP}$ or floating during power up/down transistion.

Truth Table

A1	A0	CLB	B1	B0	CLA	SW0A	SW1A	SW2A	SW3A	SW0B	SW1B	SW2B	SW3B
L	L	L	L	L	L	ON	OFF	OFF	OFF	ON	OFF	OFF	OFF
L	H	L	L	H	L	OFF	ON	OFF	OFF	OFF	ON	OFF	OFF
H	L	L	H	L	L	OFF	OFF	ON	OFF	OFF	OFF	ON	OFF
H	H	L	H	H	L	OFF	OFF	OFF	ON	OFF	OFF	OFF	ON
X	X	H	X	X	H	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF

Logic Timing Waveform



Test Circuits



Switch OFF Leakage



DC Offset ON/OFF



T_{ON}/T_{OFF} Test Circuit



$K_O = 20\text{Log}\ \frac{V_{OUT}}{V_{IN}}$

OFF Isolation



Isolation Diode Current



$K_{CR} = 20\text{Log}\ \frac{V_{OUT}}{V_{IN}}$

Crosstalk



Q = 1000pF x ΔV_{OUT}

Charge Injection



Output Voltage Spike

Block Diagram



Pin Configuration

HV207 28-Pin J-Lead

Pin	Function	Pin	Function
1	SW3A	15	B1
2	SW2A	16	A0
3	SW2A	17	A1
4	SW1A	18	CLB
5	SW1A	19	CLA
6	SW0A	20	SW0B
7	SW0A	21	SW0B
8	N/C	22	SW1B
9	V_{PP}	23	SW1B
10	N/C	24	SW2B
11	V_{NN}	25	SW2B
12	GND	26	SW3B
13	V_{DD}	27	SW3B
14	B0	28	SW3A



top view

28-pin J-Lead Package

Advanced Information

16 Channel High Voltage Analog Switch

Ordering Information

	Package Options	
V_{PP}-V_{NN}	48 Pin TQFP	Die
220V	HV20822FG	HV20822X

Features

- ☐ HVCMOS® technology for high performance
- ☐ 220V operating conditions
- ☐ Output On-resistance typically 22Ω
- ☐ 5.0V and 12.0V CMOS logic compatibility
- ☐ Very low quiescent power dissipation-10μA
- ☐ -45dB min off isolation at 7.5Mhz
- ☐ Low parasitic capacitance
- ☐ Excellent noise immunity
- ☐ Flexible high voltage supplies

General Description

The Supertex HV208 is a 220V 16-channel high-voltage analog switch integrated circuit (IC) configured as 2 sets of 8 single pole single throw analog switches. It is intended for use in applications requiring high voltage switching controlled by low voltage control signals such as ultrasound imaging and printers. The 2 sets of 8 analog switches are controlled by 2 input logic controls, $D_{IN}1$ and $D_{IN}2$. A logic high on $D_{IN}1$ will turn ON switches 0 to 7 and a logic high on $D_{IN}2$ will turn ON switches 8 to 15.

Absolute Maximum Ratings*

V_{DD} Logic power supply voltage	-0.5V to +15V
V_{PP} - V_{NN} Supply voltage	+225V
V_{PP} Positive high voltage supply	-0.5V to V_{NN} +225V
V_{NN} Negative high voltage supply	+0.5V to -225V
Logic input voltages	-0.5V to V_{DD} +0.3V
V_{SIG} Analog Signal Range	V_{NN} to V_{PP}
Peak analog signal current/channel	3.0A
Storage temperature	-65°C to +150°C

* All voltages are referenced to ground. Absolute maximum ratings are those values which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability.

Electrical Characteristics

DC Characteristics (over recommended operating conditions unless otherwise noted)

Characteristics	Sym	0°C		+25°C			+70°C		Units	Test Conditions
		min	max	min	typ	max	min	max		
Small Signal Switch (ON) Resistance	R_{ONS}		30		26	32		40	ohms	V_{SIG} = 0V, I_{SIG} = 5mA, V_{PP} = 50V, V_{NN} = -170V
			25		22	27		35		V_{SIG} = 0V, I_{SIG} = 200mA, V_{PP} = 50V, V_{NN} = -170V
			15		22	27		30		V_{SIG} = 0V, I_{SIG} = 5mA, V_{PP} = 110V, V_{NN} = -110V
			20		18	22		25		V_{SIG} = 0V, I_{SIG} = 200mA, V_{PP} = 110V, V_{NN} = -110V
Small Signal Switch (ON) Resistance Matching	ΔR_{ONS}		20		5.0	20		20	%	V_{SIG} = 0V, I_{SIG} = 5mA, V_{PP} = 110V, V_{NN} = -110V
Large Signal Switch (ON) Resistance	R_{ONL}				15				ohms	V_{SIG} = 0V, I_{SIG} = 1.0A
Switch Off Leakage Per Switch	I_{SOL}		5		1	10		15	µA	V_{SIG} = V_{PP} -10V and V_{NN} +10V
DC Offset Switch OFF		300			100	300		300	mV	R_L = 100Kohms
DC Offset Switch ON		500			100	500		500		R_L = 100Kohms
Pos. HV Supply Current	I_{PPQ}				10	50			µA	All SWS OFF
Neg. HV Supply Current	I_{NNQ}				-10	-50				All SWS OFF
Pos. HV Supply Current	I_{PPQ}				10	50				All SWS ON, I_{SW} = 5 mA
Neg. HV Supply Current	I_{NNQ}				-10	-50				All SWS ON, I_{SW} = 5 mA
Switch Output Peak Current			3		3.0	2		2	A	V_{SIG} duty cycle ≤ 0.1%
Output Switch Frequency	f_{SW}					50			KHz	Duty Cycle = 50%
I_{PP} Supply Current	I_{PP}		8.1			8.8		10	mA	V_{PP} = 50V, V_{NN} = -170V, ALL SWS turning ON and OFF at 50Khz
			5			6.3		6.9		
I_{NN} Supply Current	I_{NN}		-8.1			-8.8		-10.0		V_{PP} = 110V, V_{NN} = -110V, All SWS turning ON and OFF at 50khz
			-5			-6.3		-6.9		
Logic Supply Quiescent Current	I_{DDQ}		10			10		10	µA	All logic states are at DC
Logic Supply Average Current	I_{DD}		2			2		2	mA	$D_{IN}1$ = $D_{IN}2$ = 3Mhz, $\overline{LE}$ = high

Electrical Characteristics

AC Characteristics (over recommended operating conditions unless otherwise noted)

Characteristics	Sym	0°C		+25°C			+70°C		Units	Test Conditions
		min	max	min	typ	max	min	max		
Time to Turn OFF V_{SIG}*	$t_{SIG(OFF)}$	0		0			0		ns	
Time Width of $\overline{LE}$	t_{WLE}	150		150			150		ns	
Time Width of D_{IN}	t_{WDIN}	150		150			150		ns	
Set Up Time Before $\overline{LE}$ Rises	t_{SD}	150		150			150		ns	
Turn On Time	t_{ON}		2.0			2.0		2.0	µs	$V_{SIG}=V_{PP}$ - 10V, R_{LOAD}=10KΩ
Turn Off Time	t_{OFF}		2.0			2.0		2.0	µs	$V_{SIG}=V_{PP}$ - 10V, R_{LOAD}=10KΩ
Off Isolation	KO	-30		-30	-33		-30		dB	f = 5.0Mhz, 1KΩ/15pF Load
		-45		-45	-50		-45		dB	f = 7.5Mhz, R_{LOAD} = 50Ω
Switch Crosstalk	K_{CR}	-60		-60			-60		dB	f = 5.0Mhz, R_{LOAD} = 50Ω
Off Capacitance Switch to GND	$C_{GS(OFF)}$	5	17	5	12	17	5	17	pF	V_{SIG} = 0V, 1Mhz
On Capacitance Switch to GND	$C_{GS(ON)}$	25	50	25	38	50	25	50	pF	V_{SIG} = 0V, 1Mhz
Output Voltage Spike	$+V_{SPK}$				4				V	
	$-V_{SPK}$				-4					

*Time required for analog signal to turn off before output switch turns off.

Operating Conditions*

Symbol	Parameter	Value
V_{PP}	Positive high voltage supply	+50V to +110V
V_{NN}	Negative high voltage supply	-10V to V_{PP}-220V
V_{DD}	Logic power supply voltage	4.75V to +12.6V
V_{IH}	High-level input voltage	V_{DD} -1.0V to V_{DD}
V_{IL}	Low-level input voltage	0V to 1.0V
V_{SIG}	Analog signal voltage peak-to-peak	V_{NN} +10V to V_{PP} -10V
T_A	Operating free air-temperature	0°C to 70°C

Note: * Power up/down sequence is arbitrary except GND must be powered-up first and powered-down last.
V_{SIG} must be $V_{NN} \leq V_{SIG} \leq V_{PP}$ or floating during power up/down transistion.

Truth Table

$D_{IN}2$	$D_{IN}1$	$\overline{LE}$	SW0 to SW7	SW8 to SW15
L	L	L	OFF	OFF
L	H	L	ON	OFF
H	L	L	OFF	ON
H	H	L	ON	ON
X	X	H	HOLD PREVIOUS STATE	

Test Circuits



Switch OFF Leakage



DC Offset ON/OFF



T_{ON}/T_{OFF} Test Circuit



$K_O = 20\text{Log}\frac{V_{OUT}}{V_{IN}}$

OFF Isolation



Isolation Diode Current



$K_{CR} = 20\text{Log}\frac{V_{OUT}}{V_{IN}}$

Crosstalk



$Q = 1000\text{pF} \times \Delta V_{OUT}$

Charge Injection



Output Voltage Spike

Logic Timing Waveform



Block Diagram



Pin Configuration

HV208 48-Pin TQFP

Pin	Function	Pin	Function
1	V_{NN}	25	SW10
2	NC	26	SW10
3	V_{PP}	27	SW9
4	NC	28	SW9
5	D_{IN}[1]	29	SW8
6	$\overline{LE}$	30	SW8
7	D_{IN}[2]	31	SW7
8	NC	32	SW7
9	NC	33	SW6
10	V_{DD}	34	SW6
11	GND	35	SW5
12	NC	36	SW5
13	NC	37	SW4
14	SW15	38	NC
15	SW15	39	SW4
16	SW14	40	NC
17	SW14	41	SW3
18	SW13	42	SW3
19	SW13	43	SW2
20	SW12	44	SW2
21	SW12	45	SW1
22	SW11	46	SW1
23	SW11	47	SW0
24	NC	48	SW0

Package Outline



top view

48-pin TQFP

Low Charge Injection 8-Channel High Voltage Analog Switch

Ordering Information

Operating V_{PP}	$V_{PP} - V_{NN}$	Package Options			
		Die in waffle pack	24-pin plastic DIP	28-lead plastic chip carrier	28-lead SOW
40V to 80V	160V	HV21716X	HV21716P	HV21716PJ	HV21716WG
80V to 150V	160V	HV21816X	HV21816P	HV21816PJ	HV21816WG

Features

- ☐ HVCMOS® technology for high performance
- ☐ Low charge injection
- ☐ Very low quiescent power dissipation – 10μA
- ☐ Output On-resistance typically 22 ohms
- ☐ Low parasitic capacitances
- ☐ DC to 10MHz analog signal frequency
- ☐ 50dB typical output off isolation at 5 MHz
- ☐ CMOS logic circuitry for low power
- ☐ Excellent noise immunity
- ☐ On-chip shift register and latch logic circuitry
- ☐ Flexible high voltage supplies
- ☐ Surface mount package available

General Description

Not recommended for new designs. Please use HV202/203 or HV204/205/206.

This device is a low charge injection 8-channel high-voltage analog switch integrated circuit (IC) intended for use in applications requiring high voltage switching controlled by low voltage control signals, such as ultrasound imaging and printers. Input data is shifted into an 8-bit shift register which can then be retained in an 8-bit latch. To reduce any possible clock feedthrough noise, Latch Enable Bar ($\overline{LE}$) should be left high until all bits are clocked in. Using HVCMOS technology, this switch combines high voltage bilateral DMOS switches and low power CMOS logic to provide efficient control of high voltage analog signals.

Absolute Maximum Ratings*

V_{DD} logic power supply voltage	-0.5V to +18V
V_{PP} - V_{NN} supply voltage	174V
V_{PP} positive high voltage supply	-0.5V to +160V
V_{NN} negative high voltage supply	+0.5V to -160V
Logic input voltages	-0.5V to V_{DD} +0.3V
Analog signal range	V_{NN} to V_{PP}
Peak analog signal current/channel	3.0A
Storage temperature	-65°C to +150°C
Power dissipation	Plastic Package 0.8W
	Ceramic Package 2.0W

* Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability.

Electrical Characteristics

(over operating conditions, V_{PP} = +80V, V_{NN} = -80V, and V_{DD}= 15V unless otherwise noted)

DC Characteristics

Characteristics	Sym	0°C		+25°C			+70°C		Units	Test Conditions
		min	max	min	typ	max	min	max		
Small Signal Switch (ON) Resistance	R_{ONS}		24		22	25		28	ohms	I_{SIG} = 5mA
	R_{ONS}		18		18	20		23	ohms	I_{SIG} = 200mA
Small Signal Switch (ON) Resistance Matching	ΔR_{ONS}		20		5.0	20		20	%	I_{SW} = 5mA
Large Signal Switch (ON) Resistance	R_{ONL}				13	22			ohms	$V_{SIG} = V_{PP}$ -10V, I_{SIG} = 1.0A
Switch Off Leakage Per Switch	I_{SOL}		5.0		1.0	10		15	µA	$V_{SIG} = V_{PP}$ -10V and V_{NN} +10V
DC Offset Switch Off			300		100	300		300	mV	R_L = 100KΩ
DC Offset Switch On			500		100	500		500	mV	R_L = 100KΩ
Pos. HV Supply Current	I_{PPQ}				10	50			µA	ALL SWS OFF
Neg. HV Supply Current	I_{NNQ}				-10	-50			µA	
Pos. HV Supply Current	I_{PPQ}				10	50			µA	ALL SWS ON I_{SW} = 5mA
Neg. HV Supply Current	I_{NNQ}				-10	-50			µA	
Switch Output Peak Current			3.0		3.0	2.0		2.0	A	$V_{SIG} \leq 0.1\%$ Duty Cycle
Output Switch Frequency	f_{SW}					50			KHz	Duty Cycle = 50%
I_{PP} Supply Current	I_{PP}		4.0		3.5	5.0		5.5	mA	HV output switching frequency = 50KHz
I_{NN} Supply Current	I_{NN}		4.0		3.5	5.0		5.5	mA	
Logic Supply Average Current	I_{DD}		6.0		4.0	6.0		6.0	mA	f_{CLK} = 3MHz
Logic Supply Quiescent Current	I_{DDQ}		10			10		10	µA	
Data Out Source Current	I_{SOR}	0.45		0.45	0.70		0.40		mA	$V_{OUT} = V_{DD}$ - 0.7V
Data Out Sink Current	I_{SINK}	0.45		0.45	0.70		0.40		mA	V_{OUT} = 0.7V

AC Characteristics

Characteristics	Sym	0°C		+25°C			+70°C		Units	Test Conditions
		min	max	min	typ	max	min	max		
Time to Turn Off V_{SIG}*	$t_{SIG\ (OFF)}$			0					ns	
Set Up Time Before $\overline{LE}$ Rises	t_{SD}	150		150			150		ns	
Time Width of $\overline{LE}$	t_{WLE}	150		150			150		ns	
Clock Delay Time to Data Out	t_{DO}		175			175		190	ns	
Turn On Time	t_{ON}		3.0			3.0		3.0	µs	R_L = 10KΩ
Turn Off Time	t_{OFF}		5.0			5.0		5.0	µs	R_L = 10KΩ
Off Isolation	KO	-30		-30	-33		-30		dB	f = 5MHz, 1KΩ// 15pF load
		-45		-45	-50		-45		dB	f = 5MHz, 50Ω load
Clock Freq	f_{CLK}		5.0			5.0		5.0	MHz	50% duty cycle $f_{DATA} = f_{CLK}/2$
Set Up Time Data to Clock	t_{SU}	15		15	8.0		20		ns	
Hold Time Data from Clock	t_H	35		35			35		ns	
Switch Crosstalk	K_{CR}	-60		-60	-70		-60		dB	f = 5MHz, 50Ω load
Off Capacitance SW to GND	$C_{SG(OFF)}$	5.0	17	5.0	12	17	5.0	17	pF	0V, 1MHz
On Capacitance SW to GND	$C_{SG(ON)}$	25	50	25	38	50	25	50	pF	0V, 1MHz
Output Voltage Spike	$+V_{SPK}$				150				mV	V_{PP} = +80V, V_{NN} = -80V, R_L = 50Ω
	$-V_{SPK}$				150					

* Time required for analog signal to turn off before output switch turns off (critical timing).

Operating Conditions*

Symbol	Device		Value
	HV21716	HV21816	
V_{PP}	X		40V to 80V
		X	80V to 150V
V_{NN}	X	X	-10V to V_{PP} -160V
V_{DD}	X	X	10V to 15.5V
V_{IH}	X	X	V_{DD} -2.0V to V_{DD}
V_{IL}	X	X	0V to 2.0V
V_{SIG}	X	X	V_{NN} +10V to V_{PP} -10
T_A	X	X	0°C to 70°C

Note: Power up/down sequence is arbitrary except GND must be powered-up first and powered-down last.
* V_{SIG} must be $V_{NN} \leq V_{SIG} \leq V_{PP}$ or floating during power up/down transistion.
Rise and fall times of power supplies, V_{DD}, V_{PP}, and V_{NN} should not be less than 1.0msec.

Test Circuits



Switch OFF Leakage



Crosstalk



T_{ON}/T_{OFF}



OFF Isolation



DC Offset ON/OFF



Output Voltage Spike

Logic Timing Waveforms



Logic Diagram



Truth Table

D0	D1	D2	D3	D4	D5	D6	D7	$\overline{LE}$	SW0	SW1	SW2	SW3	SW4	SW5	SW6	SW7
L								L	OFF							
H								L	ON							
	L							L		OFF						
	H							L		ON						
		L						L			OFF					
		H						L			ON					
			L					L				OFF				
			H					L				ON				
				L				L					OFF			
				H				L					ON			
					L			L						OFF		
					H			L						ON		
						L		L							OFF	
						H		L							ON	
							L	L								OFF
							H	L								ON
X	X	X	X	X	X	X	X	H	HOLD PREVIOUS STATE							

Notes:
1. The eight switches operate independently.
2. Serial data is clocked in on the L→ H transition CLK.
3. The switches go to a state retaining their present condition at the rising edge of $\overline{LE}$. When $\overline{LE}$ is low the shift register data flows through the latch.
4. D_{OUT} is high when switch 7 is on.
5. Shift register clockng has no effect on the switch states if $\overline{LE}$ is H.

Typical Performance Curves













Typical Performance Curves

T_{WLE} vs. Ambient Temp
V_{PP}/V_{NN} = ±80V



T_{SD} vs. Ambient Temp
V_{PP}/V_{NN} = ±80V



T_H vs. Ambient Temp
V_{PP}/V_{NN} = ±80V



T_{SU} vs. Ambient Temp
V_{PP}/V_{NN} = ±80V



T_{ON} vs. Ambient Temp
V_{PP}/V_{NN} = ±80V



T_{OFF} vs. Ambient Temp
V_{PP}/V_{NN} = ±80V



Typical Performance Curves

I_{DD} vs CLK Frequency

V_{DD} = 15V, V_{PP}/V_{NN} = ±80V, T_A = 0°C to 70°C



Off Isolation vs Signal Voltage Frequency

V_{DD} = 15V, V_{PP}/V_{NN} = ±80V



Crosstalk vs Analog Signal Frequency

V_{DD} = 15V, V_{PP}/V_{NN} = ±80V



Pin Configurations

24-Pin DIP

Pin	Function	Pin	Function
1	SW3	13	D_{IN}
2	SW3	14	CLK
3	SW2	15	$\overline{LE}$
4	SW2	16	D_{OUT}
5	SW1	17	SW7
6	SW1	18	SW7
7	SW0	19	SW6
8	SW0	20	SW6
9	V_{PP}	21	SW5
10	V_{NN}	22	SW5
11	GND	23	SW4
12	V_{DD}	24	SW4

28-Pin J-Lead

Pin	Function	Pin	Function
1	SW3	15	N/C
2	SW3	16	D_{IN}
3	SW2	17	CLK
4	SW2	18	$\overline{LE}$
5	N/C	19	D_{OUT}
6	N/C	20	SW7
7	SW1	21	SW7
8	SW1	22	SW6
9	SW0	23	SW6
10	SW0	24	N/C
11	V_{PP}	25	SW5
12	V_{NN}	26	SW5
13	GND	27	SW4
14	V_{DD}	28	SW4

28-Lead SOW

Pin	Function	Pin	Function
1	N/C	15	SW0
2	SW6	16	SW0
3	SW6	17	N/C
4	SW5	18	V_{PP}
5	SW5	19	V_{NN}
6	SW4	20	GND
7	SW4	21	V_{DD}
8	SW3	22	D_{IN}
9	SW3	23	CLK
10	SW2	24	$\overline{LE}$
11	SW2	25	N/C
12	SW1	26	D_{OUT}
13	SW1	27	SW7
14	N/C	28	SW7

Package Outlines



top view

24-pin DIP



top view

28-pin J-Lead Package



top view

28-pin SOW

Low Charge Injection
8-Channel High Voltage Analog Switch

Ordering Information

Operating V_{PP}	$V_{PP} - V_{NN}$	Package Options			
		Die in waffle pack	28-pin plastic DIP	28-lead plastic chip carrier	28-lead SOW
40V to 80V	160V	HV22716X	HV22716P	HV22716PJ	HV22716WG
80V to 150V	160V	HV22816X	HV22816P	HV22816PJ	HV22816WG

Features

- ☐ HVCMOS® technology for high performance
- ☐ Low charge injection
- ☐ Very low quiescent power dissipation – 10μA
- ☐ Output On-resistance typically 22 ohms
- ☐ Low parasitic capacitances
- ☐ DC to 10MHz analog signal frequency
- ☐ 50dB typical output off isolation at 5 MHz
- ☐ CMOS logic circuitry for low power
- ☐ Excellent noise immunity
- ☐ On-chip shift register, latch and clear logic circuitry
- ☐ Flexible high voltage supplies
- ☐ Surface mount package available

General Description

Not recommended for new designs. Please use HV202/203 or HV204/205/206.

This device is a low charge injection 8-channel high-voltage analog switch integrated circuit (IC) intended for use in applications requiring high voltage switching controlled by low voltage control signals, such as ultrasound imaging and printers. Input data is shifted into an 8-bit shift register which can then be retained in an 8-bit latch. To reduce any possible clock feedthrough noise, Latch Enable Bar ($\overline{LE}$) should be left high until all bits are clocked in. Using HVCMOS technology, this switch combines high voltage bilateral DMOS switches and low power CMOS logic to provide efficient control of high voltage analog signals.

Absolute Maximum Ratings*

V_{DD} logic power supply voltage	-0.5V to +18V
V_{PP} - V_{NN} supply voltage	174V
V_{PP} positive high voltage supply	-0.5V to +160V
V_{NN} Negative high voltage supply	+0.5V to -160V
Logic input voltages	-0.5V to V_{DD} +0.3V
Analog signal range	V_{NN} to V_{PP}
Peak analog signal current/channel	3.0A
Storage temperature	-65°C to +150°C
Power dissipation	Plastic Package 0.8W
	Ceramic Package 2.0W

* Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability.

Electrical Characteristics

(over operating conditions, V_{PP} = +80V, V_{NN} = -80V, and V_{DD}= 15V unless otherwise noted)

DC Characteristics

Characteristics	Sym	0°C		+25°C			+70°C		Units	Test Conditions
		min	max	min	typ	max	min	max		
Small Signal Switch (ON) Resistance	R_{ONS}		24		22	25		28	ohms	I_{SIG} = 5mA
	R_{ONS}		18		18	20		23	ohms	I_{SIG} = 200mA
Small Signal Switch (ON) Resistance Matching	ΔR_{ONS}		20		5.0	20		20	%	I_{SW} = 5mA
Large Signal Switch (ON) Resistance	R_{ONL}				13	22			ohms	$V_{SIG} = V_{PP}$ -10V, I_{SIG} = 1.0A
Switch Off Leakage Per Switch	I_{SOL}		5.0		1.0	10		15	µA	$V_{SIG} = V_{PP}$ -10V and V_{NN} +10V
DC Offset Switch Off			300		100	300		300	mV	R_L = 100KΩ
DC Offset Switch On			500		100	500		500	mV	R_L = 100KΩ
Pos. HV Supply Current	I_{PPQ}				10	50			µA	ALL SWS OFF
Neg. HV Supply Current	I_{NNQ}				-10	-50			µA	
Pos. HV Supply Current	I_{PPQ}				10	50			µA	ALL SWS ON I_{SW} = 5mA
Neg. HV Supply Current	I_{NNQ}				-10	-50			µA	
Switch Output Peak Current			3.0		3.0	2.0		2.0	A	$V_{SIG} \leq$ 0.1% Duty Cycle
Output Switch Frequency	f_{SW}					50			KHz	Duty Cycle = 50%
I_{PP} Supply Current	I_{PP}		4.0		3.5	5.0		5.5	mA	HV output switching frequency = 50KHz
I_{NN} Supply Current	I_{NN}		4.0		3.5	5.0		5.5	mA	
Logic Supply Average Current	I_{DD}		6.0		4.0	6.0		6.0	mA	f_{CLK} = 3MHz
Logic Supply Quiescent Current	I_{DDQ}		10			10		10	µA	
Data Out Source Current	I_{SOR}	0.45		0.45	0.70		0.40		mA	$V_{OUT} = V_{DD}$ - 0.7V
Data Out Sink Current	I_{SINK}	0.45		0.45	0.70		0.40		mA	V_{OUT} = 0.7V

AC Characteristics

Characteristics	Sym	0°C		+25°C			+70°C		Units	Test Conditions
		min	max	min	typ	max	min	max		
Time to Turn Off V_{SIG}*	$t_{SIG\ (OFF)}$			0					ns	
Set Up Time Before $\overline{LE}$ Rises	t_{SD}	150		150			150		ns	
Time Width of $\overline{LE}$	t_{WLE}	150		150			150		ns	
Clock Delay Time to Data Out	t_{DO}		175			175		190	ns	
Turn On Time	t_{ON}		3.0			3.0		3.0	µs	R_L = 10KΩ
Turn Off Time	t_{OFF}		5.0			5.0		5.0	µs	R_L = 10KΩ
Time Width of CL	t_{WCL}	150		150			150		ns	
Off Isolation	KO	-30		-30	-33		-30		dB	f = 5MHz, 1KΩ// 15pF load
		-45		-45	-50		-45		dB	f = 5MHz, 50Ω load
Clock Freq	f_{CLK}		5.0			5.0		5.0	MHz	50% duty cycle $f_{DATA} = f_{CLK}/2$
Set Up Time Data to Clock	t_{SU}	15		15	8.0		20		ns	
Hold Time Data from Clock	t_H	35		35			35		ns	
Switch Crosstalk	K_{CR}	-60		-60	-70		-60		dB	f = 5MHz, 50Ω load
Off Capacitance SW to GND	$C_{SG(OFF)}$	5.0	17	5.0	12	17	5.0	17	pF	0V, 1MHz
On Capacitance SW to GND	$C_{SG(ON)}$	25	50	25	38	50	25	50	pF	0V, 1MHz
Output Voltage Spike	$+V_{SPK}$				150				mV	V_{PP} = +80V, V_{NN} = -80V, R_L = 50Ω
	$-V_{SPK}$				150					

* Time required for analog signal to turn off before output switch turns off (critical timing).

Operating Conditions*

Symbol	Device		Value
	HV22716	HV22816	
V_{PP}	X		40V to 80V
		X	80V to 150V
V_{NN}	X	X	-10V to V_{PP} -160V
V_{DD}	X	X	10V to 15.5V
V_{IH}	X	X	V_{DD} -2.0V to V_{DD}
V_{IL}	X	X	0V to 2.0V
V_{SIG}	X	X	V_{NN} +10V to V_{PP} -10
T_A	X	X	0°C to 70°C

Note: Power up/down sequence is arbitrary except GND must be powered-up first and powered-down last.

* V_{SIG} must be $V_{NN} \leq V_{SIG} \leq V_{PP}$ or floating during power up/down transistion.
Rise and fall times of power supplies, V_{DD}, V_{PP}, and V_{NN} should not be less than 1.0msec.

Test Circuits



Switch OFF Leakage



Crosstalk



T_{ON}/T_{OFF}



OFF Isolation



DC Offset ON/OFF



Output Voltage Spike

Logic Timing Waveforms



Logic Diagram



Truth Table

D0	D1	D2	D3	D4	D5	D6	D7	LE	CL	SW0	SW1	SW2	SW3	SW4	SW5	SW6	SW7
L								L	L	OFF							
H								L	L	ON							
	L							L	L		OFF						
	H							L	L		ON						
		L						L	L			OFF					
		H						L	L			ON					
			L					L	L				OFF				
			H					L	L				ON				
				L				L	L					OFF			
				H				L	L					ON			
					L			L	L						OFF		
					H			L	L						ON		
						L		L	L							OFF	
						H		L	L							ON	
							L	L	L								OFF
							H	L	L								ON
X	X	X	X	X	X	X	X	H	L	HOLD PREVIOUS STATE							
X	X	X	X	X	X	X	X	X	H	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF

Notes:

1. The eight switches operate independently.
2. Serial data is clocked in on the L→ H transition CLK.
3. The switches go to a state retaining their present condition at the rising edge of $\overline{LE}$. When $\overline{LE}$ is low the shift register data flows through the latch.
4. D_{OUT} is high when switch 7 is on.
5. Shift register clocking has no effect on the switch states if $\overline{LE}$ is H.

Typical Performance Curves













Typical Performance Curves

T_{WLE} vs. Ambient Temp
V_{PP}/V_{NN} = ±80V



T_{SD} vs. Ambient Temp
V_{PP}/V_{NN} = ±80V



T_H vs. Ambient Temp
V_{PP}/V_{NN} = ±80V



T_{SU} vs. Ambient Temp
V_{PP}/V_{NN} = ±80V



T_{ON} vs. Ambient Temp
V_{PP}/V_{NN} = ±80V



T_{OFF} vs. Ambient Temp
V_{PP}/V_{NN} = ±80V



Typical Performance Curves

I_{DD} vs CLK Frequency

V_{DD} = 15V, V_{PP}/V_{NN} = ±80V, T_A = 0°C to 70°C



Off Isolation vs Signal Voltage Frequency

V_{DD} = 15V, V_{PP}/V_{NN} = ±80V



Crosstalk vs Analog Signal Frequency

V_{DD} = 15V, V_{PP}/V_{NN} = ±80V



Pin Configurations

28-Pin DIP

Pin	Function	Pin	Function
1	SW3	15	N/C
2	SW3	16	D_{IN}
3	SW2	17	CLK
4	SW2	18	$\overline{LE}$
5	SW1	19	CL
6	SW1	20	D_{OUT}
7	SW0	21	SW7
8	SW0	22	SW7
9	V_{PP}	23	SW6
10	V_{NN}	24	SW6
11	N/C	25	SW5
12	GND	26	SW5
13	V_{DD}	27	SW4
14	N/C	28	SW4

28-Pin J-Lead

Pin	Function	Pin	Function
1	SW3	15	N/C
2	SW3	16	D_{IN}
3	SW2	17	CLK
4	SW2	18	$\overline{LE}$
5	SW1	19	CL
6	SW1	20	D_{OUT}
7	SW0	21	SW7
8	SW0	22	SW7
9	V_{PP}	23	SW6
10	V_{NN}	24	SW6
11	N/C	25	SW5
12	GND	26	SW5
13	V_{DD}	27	SW4
14	N/C	28	SW4

28-Lead SOW

Pin	Function	Pin	Function
1	N/C	15	SW0
2	SW6	16	SW0
3	SW6	17	N/C
4	SW5	18	V_{PP}
5	SW5	19	V_{NN}
6	SW4	20	GND
7	SW4	21	V_{DD}
8	SW3	22	D_{IN}
9	SW3	23	CLK
10	SW2	24	$\overline{LE}$
11	SW2	25	CL
12	SW1	26	D_{OUT}
13	SW1	27	SW7
14	N/C	28	SW7

Package Outlines



top view

28-pin DIP



top view

28-pin J-Lead Package



top view

28-pin SOW

Chapter 14 – High Voltage Power Supply ICs

Supertex inc.

High Input Voltage SMPS Start-up / Linear Regulator

Ordering Information

Order Number / Package					
TO-92	TO-243AA*	TO-220	8-Pin P-DIP	SO-8	Die
LR645N3	LR645N8	LR645N5	LR645N4	LR645LG	LR645ND

*Same as SOT-89. For carrier tape reels specify P023 for 1,000 units or P024 for 2,000 units.

Features

- ☐ Accepts inputs from 15V to 450V
- ☐ Compatible with industry standard PWM ICs. See application note AN-H28.
- ☐ Output currents to 3mA continuous, 30mA peak
- ☐ Supply current typically 50μA
- ☐ Line regulation typically 0.1mV/V
- ☐ Load regulation typically 50mV/mA
- ☐ Ripple rejection typically 60dB
- ☐ Output can be trimmed from 8.0V to 12V
- ☐ Output current can be increased to 150mA with external FET

Applications

- ☐ Off-line SMPS startup circuits (pulse loads)
- ☐ Low power off-line regulators
- ☐ Regulators for noisy inputs

Caution

The LR6 does NOT provide galvanic isolation. When operated from an AC line, potentially lethal voltages can be present on the IC. Adequate means of protecting the end user from such voltages must be provided by the circuit developer.

Absolute Maximum Ratings

Input Voltage	450V
Output Voltage	15.5V
Operating and Storage Temperature	–55°C to +150°C
Soldering Temperature*	300°C

*Distance of 1.6mm from case for 10 seconds

General Description

The Supertex LR6 is a high input voltage, low output current linear regulator. It has a 3-terminal fixed output voltage version available in TO-92, TO-220 and SOT-89 packages as well as an adjustable voltage version available in 8 pin DIP and SOIC packages. The 3-terminal version functions like any other low voltage 3-terminal regulator except it allows the use of much higher input voltages. When used in a SMPS start-up circuit, it eliminates the need for large power resistors. In this application, current is drawn from the high voltage line only during start-up. Only leakage current flows after start-up thereby reducing the continuous power dissipation to a few milliwatts.

(continued on page 14-3)

Pin Configuration



	$+V_{IN}$	GND	V_{OUT}	Trim	Gate
TO-92	1	2	3	—	—
TO-243AA	1	2, TAB	3	—	—
TO-220	1	2, TAB	3	—	—
P-DIP	1	3	4	5	7
SO-8	1	3	4	5	7

Thermal Characteristics

Package	Power Dissipation @ T_A = 25°C	θ_{jc} °C/W	θ_{ja} °C/W
SO-8	0.31W	156	400†
P-DIP	0.78W	125	160
TO-92	0.74W	125	170
TO-220	1.8W	8.3	70
TO-243AA	1.6	15	78†

† Mounted on FR5 board, 25mm x 25mm x 1.57mm.
Significant P_D increase possible on ceramic substrate.

Block Diagram



Electrical Characteristics

Test conditions unless otherwise specified: T_A = 25°C; V_{IN} = 15 to 450V, C_{OUT} = 0.01µF

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
V_{OUT}	Output Voltage	9.3	10	10.7	V	No load
V_{OUT}	Output Voltage over Temperature [1]	9.0	10	11.5	V	T_J = -40°C ≤ to + 125°C, No load
ΔV_{OUT}	Line Regulation		40	200	mV	V_{IN}=15V to 400V, No load
ΔV_{OUT}	Load Regulation		150	400	mV	V_{IN}=50V, I_{OUT}=0 to 3.0mA
V_{IN}	Operating Input Voltage Range	15		450	V	
I_{INQ}	Input Quiescent Current		50	150	µA	No Load
I_{OFF}	V_{IN} Off-State Leakage Current		0.1	10	µA	$V_{AUX} \geq V_{OUT}$+1V applied to V_{OUT} pin
I_{AUX}	Input Current to V_{OUT}			200	µA	$V_{AUX} \geq V_{OUT}$+1V applied to V_{OUT} pin
$\Delta V_{OUT}/\Delta V_{IN}$	Ripple Rejection Ratio [1]	50	60		dB	120Hz, No Load
en	Noise voltage [1]		25		µV	0.01 to 100KHz
I_{PEAK}	Output Peak Current [2]		30		mA	C_{OUT} = 10µF, V_{IN} = 400V
V_{AUX}	External Voltage Applied to V_{OUT}			13.2	V	

8-pin, adjustable output voltage version only.
Test conditions unless otherwise specified: T_A = 25°C; V_{IN} = 15 to 450V, C_{OUT} = 0.01µF

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
V_{OUT}	Output Voltage Trim Range[1]	8		12	V	No load
ΔV_{OUT}	Load Regulation at 8V trim[1]		200	400	mV	V_{IN}=15V, I_{OUT}=0 to 1.0mA
ΔV_{OUT}	Load Regulation at 12V trim[1]		100	400	mV	V_{IN}=50V, I_{OUT}=0 to 3.0mA

Notes:

1. Guaranteed by design, not tested in production.
2. Pulse test duration < 1msec, Duty cycle < 2%

General Description

(continued from page 14-1)

The adjustable voltage version allows trimming of the output voltage from 8V to 12V. This version can also be connected to an external depletion mode MOSFET for increased output current. When used in conjunction with Supertex depletion mode MOSFET DN2540N5, up to a 150mA is achieved.

LR6: SMPS Start-Up Circuit

One of the main applications for the LR6 is a start-up circuit for off-line switch-mode power supplies (SMPS) as shown in Figure 1. A minimum output capacitance of 0.01µF is recommended for stability. The wide operating input voltage range of the LR6 allows the SMPS to operate and start-up from rectified AC or a DC voltage 15V to 450V without adjustment.

During start-up, the LR6 powers the V_{CC} line of the PWM IC with a nominal output voltage of 10V. The auxiliary voltage connected through a diode to the V_{OUT} pin of the LR6 will start to increase. When the auxiliary voltage becomes larger than the output voltage the LR6 turns OFF its internal high voltage input line and output voltage allowing the auxiliary voltage to power the V_{CC} line of the PWM IC. The input current drawn by the LR6 from the high voltage line after start-up will therefore only be leakage current of the internal MOSFET switch, which is typically 0.1µA.

The 3-terminal version shown in Figure 1 has load regulation guaranteed from 0 to 3.0mA at a fixed nominal output voltage of 10V. Applications requiring higher output current and/or a different output voltage can use the 8 pin adjustable version.

LR6: High Current SMPS Start-Up Circuit

The 8 pin version of the LR6 has connections for an external depletion-mode MOSFET for higher output current and external resistors for adjustable output voltage. As shown in Figure 2, the output current is increased to 150mA by using the Supertex 400V depletion-mode MOSFET DN2540. The maximum operating input voltage will be limited by the drain-to-source breakdown voltage of the external MOSFET, but cannot exceed the 450V rating of LR6.

The output voltage can be adjusted from 8V to 12V with 2 external resistors, R1 and R2. The ratio of R2/R1 determines the output voltage. R2 is connected between the V_{OUT} and Trim pins. R1 is connected between Trim and GND pins. Figure 5 is a curve showing output voltage versus resistor ratio R2/R1. The optimum range for R1 + R2 is 200KΩ to 300KΩ. This minimizes loading and optimizes accuracy of the output voltage. Figure 5 uses an R1 + R2 of 250KΩ.

(continued on page 14-4)

Figure 1: SMPS Start-Up Circuit



Figure 2: High Current SMPS Start-Up



LR6: Off-Line Linear Regulator

(Continued from page 14-3)

Figure 3: Cascading for Precision



LR6: Off Line Linear Regulator

Circuits requiring low voltages to operate logic and analog circuits benefit from the LR6. The conventional use of step down transformers can be eliminated thereby saving space and cost. Some examples of these applications are proximity controlled light switches, street lamp control, and low voltage power supplies for appliances such as washing machines, dishwashers, and refrigerators.

The wide operating input voltage range of 15V to 450V as well as the ripple rejection ratio of 50dB minimum allow the use of small high voltage input capacitor. The input AC line can be either full-wave or half-wave rectified. A minimum output capacitance of 0.01µF is recommended for output stability.

Figure 3 shows the LR6 as a pre-regulator to a precision regulator for high precision regulation. Higher output current is also possible by using an external depletion-mode MOSFET DN2540N5 as shown in Figure 4.

Power Dissipation Considerations

The LR6 is a true linear regulator. Its power dissipation is therefore a function of input voltage and output load current. For example, if the LR6 is providing a continuous load current of 3mA at 10V while its input voltage is 400V, total dissipation in the LR6 will be:

$$P_{DISS} = (V_{IN} - V_{OUT}) \times (I_{OUT} + I_{MAX\ QUIESCENT})$$
$$= (400V - 10V) \times (3.0mA + 150\mu A)$$
$$= 1.23\ Watts$$

The 1.23 watts is for continuous operation. This is within the dissipation capabilities of the TO-220 and SOT-89 packages. See Page 2, thermal characteristics, for deratings.

For SMPS start-up applications, the output current is usually required only during start-up. This duration depends upon the auxiliary supply output capacitor and C_{OUT} but is typically a few hundred milliseconds.

All package types of the LR6 have been characterized for use with a C_{OUT} of at least 10µF , and an AC line of 277V.

Figure 5:
Typical Output Voltage vs. Resistor Ratio



Figure 4:
High Current
Regulator



Preliminary

High Input Voltage SMPS Start-up Circuit

Ordering Information

Maximum Input Voltage	Order Number / Package		
	TO-92	TO-243AA	Die
450V	LR745N3	LR745N8	LR745ND

*Same as SOT-89. For carrier tape reels specify P023 for 1,000 units or P024 for 2,000 units.

Features

- ☐ 25V to 450V operating input voltage range
- ☐ Compatible with industry standard PWM ICs. See application note AN-H28.
- ☐ Output current limiting
- ☐ For PWM ICs with start-up threshold voltage of 13.9V to 18.8V
- ☐ Very low power consumption after start-up

General Description

The Supertex LR7 is a high input voltage SMPS start-up circuit. The LR7 is ideally suited for use with industry standard low voltage PWM ICs having start thresholds of 13.9V to 18.8V. It allows the PWM ICs to be operated from rectified 120V or 240VAC lines, and eliminates the use of power resistors often used for this purpose. The internal circuitry of the LR7 allows the PWM ICs to operate at a V_{CC} voltage below their start threshold voltage after start-up. The auxiliary voltage can be less than the start threshold voltage, which allows for improved efficiency. Current from the high voltage line is drawn only during the start-up period. After start-up, the internal high voltage line is disconnected from the IC thereby reducing the continuous power dissipation to a minimum.

Applications

- ☐ Notebook and Laptop computers
- ☐ Telecommunication power supplies
- ☐ Battery chargers
- ☐ Motor controller

Absolute Maximum Ratings

Input Voltage	450V
Output Voltage	25V
Operating and Storage Temperature	–55°C to 150°C
Soldering Temperature*	300°C

*Distance of 1.6mm from case for 10 seconds

Pin Configuration



TO-243AA
(SOT-89)



1 2 3
TO-92

	V_{IN}	GND	V_{OUT}
TO-92	1	2	3
TO-243AA	1	2, TAB	3

Electrical Characteristics

Test conditions unless otherwise specified: T_A = 25°C; V_{IN} = 450V

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
V_{OUT}	Output Voltage	18.8		24	V	I_{OUT} = 0
	V_{OUT} over Temperature	18.5		24.3	V	I_{OUT} = 0, T_A = -40°C to +85°C
I_{OUT}	Output Current Limiting	2	3	4	mA	
V_{IN}	Operating Input Voltage Range	25		450	V	
I_{INQ}	Input Quiescent Current			500	µA	V_{IN} = 400V, I_{OUT} = 0
V_{OFF}	Output Turn OFF Voltage	12.6	13.25	13.9	V	
	V_{OFF} Over Temperature	12.3	13.25	14.2	V	T_A = -40°C to +85°C
V_{RESET}	Output Reset Voltage	6.3	7	7.7	V	
	V_{RESET} Over Temperature	6	7	8	V	T_A = -40°C to +85°C
I_{OFF}	V_{IN} Off-State Leakage Current			75	µA	V_{IN} = 400V
V_{AUX}	External Voltage Applied to V_{OUT}			22	V	
I_{AUX}	Input Current to V_{OUT}			500	µA	V_{AUX} = 22V

Block Diagram



Block Diagram Detailed Description

The Supertex LR7 is a high voltage switch mode power supply start-up circuit, which has 3 terminals: V_{IN}, GND, and V_{OUT}. An input voltage range of 25VDC to 450VDC can be applied directly at the input V_{IN} pin. The output voltage, V_{OUT}, is monitored by the 2 comparators, comp1 and comp2. An internal reference, V_{REF}, and resistor divider R1, R2, and R3 set the nominal V_{OUT} trip points of 7.0V for comp1 and 13.25V for comp2.

When a voltage is applied on V_{IN}, V_{OUT} will start to ramp up from 0V. When V_{OUT} is less than 7.0V, the output of comp1 will be at a logic high state keeping the D flip flop in a reset state. The output of the D flip flop, Q, will be at logic low keeping transistor M2 off. The data input for the D flip flop, D, is internally connected to a logic high. As V_{OUT} becomes greater than 7.0V, comp1 will change to a logic low state. V_{OUT} will continue to increase, and the constant current source of typically 3mA output will charge an external storage capacitor. As V_{OUT} reaches above 13.25V, the output of comp2, will then switch from a logic high to a logic low state. The D flip flop's output does not change state since its clock input is designed to trigger only on a rising edge, logic low to logic high transition. When there is no load connected to the output, the output voltage will continue to increase until it reaches 21.5V which is the zener voltage minus the threshold voltage of transistor M1. The zener voltage is typically 23V and the threshold voltage of M1 is typically 1.5V. The zener diode is biased by resistor R4.

V_{OUT} will start to decrease when it is connected to an external load greater than the internal constant current source, which is the case when the PWM IC starts up. When V_{OUT} falls below 13.25V, the output of comp2 will switch from a logic low to a logic high. The output of comp2 will clock in a logic 1 into the D flip flop causing the D flip flop's output, Q, to switch from a logic low to a logic high. Transistor M2 will the be turned on pulling the gate of transistor M1 to ground thereby turning transistor M1 off. Transistor M1 will remain off as long as V_{OUT} is greater than 7.0V. Once V_{OUT} decreases below 7.0V, comp1 will reset the D flip flop, thereby turning transistor M2 off and transistor M1 back on.

Typical Application

Figure 1 shows a simplified typical configuration of a switch mode power supply, SMPS, using the Supertex LR7 in the start-up circuit.

The LR7's V_{OUT} terminal is connected to the V_{CC} line of a PWM IC, Unitrode part #UC3844. An auxiliary winding on the transformer is used to generate a V_{CC} voltage to power the PWM IC after start-up. The LR7 is used to supply power for the PWM IC only during start-up. After start-up, the LR7 turns off and the auxiliary winding is used to supply power for the PWM IC. Figure 2 shows the typical current and voltage waveforms at various stages from power up to operation powered by the auxiliary winding.

Stage 1

Once a voltage is applied on V_{IN}, the LR7 will start to charge the V_{CC} capacitor, C1. The V_{CC} voltage will start to increase at a rate limited by the internal current limiter of 3.0mA. The PWM IC is in its start-up condition and will typically draw 0.5mA from the V_{CC} line. The V_{CC} voltage will continue to increase until it reaches the PWM IC's start threshold voltage of typically 16V.

Stage II

Once V_{CC} reaches 16V, the PWM IC is in its operating condition and will draw typically 20mA depending on the operating frequency and size of the switching MOSFET. The output of LR7, V_{OUT}, is internally current limited to 3.0mA. The remaining 17mA will be supplied by C1 causing the V_{CC} voltage decrease. When V_{CC} decreases to 13.25V, the LR7 will turn off its output thereby reducing its input current from 3.0mA to 10's of microamperes. At this point, all 20mA will be supplied by C1. The PWM IC can now operate to a minimum V_{CC} voltage of typically 10V.

Once the switching MOSFET starts operating, the energy in the primary winding is transferred to the secondary outputs and the auxiliary winding, thereby building up V_{AUX}. It is necessary to size the V_{CC} storage capacitor, C1, such that V_{AUX} increases to a voltage greater than 10V before V_{CC} decreases to 10V. This allows V_{AUX} to supply the required operating current for the PWM IC.

(Continued on page 14-9)



Figure 1: Simplified SMPS using LR7

LR7 Start-up Waveforms



Figure 2

(Continued from page 14-7)

If for some reason the auxiliary voltage does not reach 10V, V_{CC} will continue to decrease. Once V_{CC} goes below 10V, the PWM IC will return to its start-up condition. The PWM IC will now only draw 0.5mA. V_{CC} will continue to decrease but at a much slower rate. Once V_{CC} decrease below 7.0V, the LR7 will turn the output, V_{OUT}, back on. V_{OUT} will start charging C1 as described in Stage I.

Stage III

At this stage the LR7's output is turned off and the PWM IC is operating from the V_{AUX} supply. The auxiliary voltage, V_{AUX}, can be designed to vary anywhere between the minimum operating V_{CC} voltage of the PWM IC (10V) to the maximum auxiliary voltage rating of the LR7 (22V)

Design Considerations

I. Calculating the value for C1

Sizing the V_{CC} capacitor, C1, is an important factor. Making C1 too large will cause the SMPS to power up too slowly. However, if too small, C1 will not allow the SMPS to power up due to insufficient charge in the capacitor to power the IC and MOSFET until the auxiliary supply is available. The value of C1 can be approximately by the following equation:

$$C1 = \frac{(1/f) \times (N) \times (I)}{(V_{START} - V_{MIN})}$$

where, f = switching frequency
N = number of clock cycles required to charge V_{AUX} to V_{MIN} value
I = PWM operating current
V_{START} = PWM IC start threshold rating
V_{MIN} = PWM IC minimum V_{CC} operating voltage

Consider for example, a PWM IC with a switching frequency of 100KHz, operating current of 20mA, start threshold of 16V, and a minimum operating voltage of 10V. If 100 clock cycles are required to charge the auxiliary voltage to 10V, the minimum value of C1 is calculated as follows:

$$C1 = \frac{(1/100KHz) \times (100) \times (20mA)}{(16V - 10V)}$$

$$C1 = 3.3\mu F$$

II. SMPS with wide minimum to maximum load

An important point is that the LR7's output voltage, V_{OUT}, must discharge to below the nominal V_{OFF} trip point of 13.25V in order for its output to turn off. If the SMPS requires a wide minimum to maximum output load variation, it will be difficult to guarantee that V_{CC} will fall below 13.25V under minimum load conditions. Consider an SMPS that is required to power small as well as large loads and is also required to power up quickly. Such as SMPS may power up too fast with a small load, not allowing the V_{CC} voltage to fall below 13.25V. For such conditions, the circuit in figure 3 is recommended.

In figure 3, the V_{REF} pin of the UC3844 is used to bias the ground pin of the LR7. The V_{REF} pin on the UC3844 is a 5.0V reference, which stays at 0V until the V_{CC} voltage reaches the start threshold voltage. Once V_{CC} reaches the start threshold voltage, V_{REF} will switch digitally from 0V to 5.0V. During start-up, the LR7 will be on and V_{CC} will start to increase up to 16V. Once V_{CC} reaches 16V, the UC3844 will start to operate and V_{REF} will increase from 0V to 5.0V. The LR7 will see an effective V_{OUT} voltage of 11V (16V minus 5.0V) because the ground of the LR7 is now at 5.0V. The LR7 will immediately turn off its output V_{OUT} without having to wait for the V_{CC} voltage to decrease. The V_{REF} switching from 0 to 5V during start is a common feature in most PWM ICs.



Figure 3: Using V_{REF} for the LR7 Ground Voltage

Preliminary

High-Voltage EL Lamp Driver

Ordering Information

Device	Package Options	
	8-Lead SO	Die
HV803	HV803LG	HV803X

Features

- ☐ Processed with HVCMOS® technology
- ☐ 2.4V to 9.5V supply voltage
- ☐ DC to AC conversion
- ☐ Wide output load range from 0 to 30nF
- ☐ Adjustable output lamp frequency
- ☐ Adjustable converter frequency
- ☐ Remote enable function

Applications

- ☐ Pagers
- ☐ Cellular phones
- ☐ Watches
- ☐ Clocks
- ☐ Apparel
- ☐ Remote control units
- ☐ Calculators
- ☐ Electronic games
- ☐ Electronic personal organizers
- ☐ Portable instruments
- ☐ Toys
- ☐ Automotive accessories
- ☐ Safety devices/signs

Absolute Maximum Ratings

Supply Voltage, V_{DD}*	-0.5V to +11V
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C

Note:
*All voltages are referenced to GND.

General Description

The Supertex HV803 is a high-voltage driver designed for driving EL lamps of up to 30nF. The input supply voltage range is from 2.4V to 9.5V. The device uses a single inductor and a minimum number of passive components. The maximum output voltage that can be applied to the EL lamp is ±100V. The chip can be enabled/disabled by connecting the resistor $R_{sw\text{-}osc}$ to V_{DD}/ground.

The HV803 has two internal oscillators, a switching MOSFET, and a high-voltage EL lamp driver. The frequency for the switching MOSFET is set by an external resistor connected between the $R_{sw\text{-}osc}$ pin and the supply pin V_{DD}. The EL lamp driver frequency is set by an external resistor connected between $R_{EL\text{-}osc}$ pin and the V_{DD} pin. An external inductor is connected between the L_x and V_{DD} pins. An external fast recovery diode is connected between the L_x and C_s pins with the anode connected to L_x. A 0.1µF storage capacitor is connected between C_s and ground. The EL lamp is connected between V_A and V_B.

The switching MOSFET charges the external inductor and discharges it into the 0.1µF capacitor at C_s. The voltage at C_s will start to increase. Once the voltage at C_s reaches a nominal value of 90V, the switching MOSFET is turned off to conserve power. The outputs V_A and V_B are configured as an H bridge and are switching in opposite states to achieve 180V peak-to-peak across the EL lamp.

Pin Configuration



top view

SO-8

Electrical Characteristics

DC Characteristics (Over recommended operating conditions unless otherwise specified, T_A = 25°C)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
$R_{DS(on)}$	On-resistance of switching transistor			6	Ω	I = 100mA
I_{DD}	V_{DD} supply current (excluding inductor current)			2.5	mA	V_{DD} = 2.4V to 3.5V
I_{DDQ}	Quiescent V_{DD} supply current			2	µA	R_{sw-osc}= LOW
V_{Cs}	Max. output regulation voltage	80	90	100	V	
V_{A-B}	Max. differential output voltage across lamp	160	180	200	V	

AC Characteristics (R_{sw-osc}[1] = 1MΩ, R_{EL-osc}[2] = 10MΩ, T_A = 25°C)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
f_{EL}	V_{A-B} output drive frequency	150	200	250	Hz	V_{DD} = 2.4V to 3.5V
f_{sw}	Switching transistor frequency	30	45	60	kHz	V_{DD} = 2.4V to 3.5V
D[3]	Switching transistor duty cycle	80	85	90	%	V_{DD} = 2.4V to 3.5V

Recommended Operating Conditions

Symbol	Parameter	Min	Typ	Max	Units	Conditions
V_{DD}	Supply voltage	2.4		3.5	V	
C_L	Load capacitance	0		30	nF	V_{DD} = 2.4V to 3.5V
T_A	Operating temperature	0		70	°C	

Enable/Disable Function Table

V_{DD}/ground can be applied to the R_{sw-osc} resistor to achieve the enable/disable function.

Symbol	Parameter	Min	Typ	Max	Units	Conditions
EN-L	Logic input low voltage	0		0.5	V	V_{DD} = 2.4V to 3.5V
EN-H	Logic input high voltage	V_{DD} -0.5		V_{DD}	V	V_{DD} = 2.4V to 3.5V

Notes:

1. R_{sw-osc} determines the converter switching frequency.
2. R_{EL-osc} determines the lamp frequency.
3. Guaranteed by design.

Block Diagram



Typical Application



Notes:
1. Suggested inductor manufacturer:
   MuRata Erie part # LQH4N561K04M00 (DC resistance < 14.5Ω).
2. 0.01μF capacitor required when operating with $V_{batt} \geq 5.0V$.

Preliminary

High-Voltage EL Lamp Driver

Ordering Information

Device	Input Voltage	Package Options		
		8-Lead P-Dip	8-Lead SO	Die
HV8051	1.0V to 1.6V	HV8051P	HV8051LG	HV8051X
HV8053	2.4V to 3.5V	HV8053P	HV8053LG	HV8053X

Features

- ☐ Processed with HVCMOS® technology
- ☐ 1.0V to 3.5V supply voltage
- ☐ DC to AC conversion
- ☐ Output load range from 0 to 8nF
- ☐ Adjustable output lamp frequency
- ☐ Adjustable converter frequency
- ☐ Remote enable function

Applications

- ☐ Watches
- ☐ Pagers
- ☐ Cellular phones
- ☐ Remote control units
- ☐ Calculators

General Description

The Supertex HV8051 and HV8053 are high-voltage drivers designed for driving EL lamps of up to 4nF (8nF) for a 1V (3V) operation. The input supply voltage ranges are from 1.0V to 1.6V for HV8051 and 2.4V to 3.5V for HV8053. The devices use a single inductor and a minimum number of passive components. Typical output voltage that can be applied to the EL lamp is ±50V. These chips can be enabled/disabled by connecting the resistor $R_{sw\text{-}osc}$ to V_{DD}/GND. The ICs can also be activated through the $\overline{ENABLE}$ pad. It is enable low and is available in die form only.

The HV8051/HV8053 has two internal oscillators, a switching bipolar junction transistor (BJT), and a high-voltage EL lamp driver. The frequency for the switching BJT is set by an external resistor connected between the $R_{sw\text{-}osc}$ pin and the supply pin V_{DD}. The EL lamp driver frequency is set by an external resistor connected between $R_{EL\text{-}osc}$ pin and the V_{DD} pin. An external inductor is connected between the L_x and V_{DD} pins. An external fast recovery diode is connected between the L_x and C_s pins with the anode connected to L_x. A 0.1µF storage capacitor is connected between C_s and ground. The EL lamp is connected between V_A and V_B.

The switching BJT charges the external inductor and discharges it into the 0.1µF capacitor at C_s. The voltage at C_s will start to increase. The minimum voltage at C_s is 40V when operating with a 4nF load. The outputs V_A and V_B are configured as an H bridge and are switching in opposite states to achieve a minimum of 80V peak-to-peak across the EL lamp.

Absolute Maximum Ratings

Supply Voltage, V_{DD}	-0.5V to +4.5V
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C

Note:
All voltages are referenced to GND.

Electrical Characteristics

DC Characteristics (Over recommended operating conditions unless otherwise specified, T_A = 25°C)

Symbol	Parameter		Min	Typ	Max	Units	Conditions
$R_{DS(on)}$	On-resistance of switching transistor				15	Ω	I = 100mA
I_{DD}	V_{DD} supply current (excluding inductor current)	HV8051			1.5	mA	V_{DD} = 1.0V to 1.6V
		HV8053			3.0	mA	V_{DD} = 2.4V to 3.5V
I_{DDQ}	Quiescent V_{DD} supply current				50	nA	$R_{sw\text{-}osc}$ = LOW or $\overline{ENABLE}$ = HIGH
V_{Cs}	Min. output voltage		40			V	V_{DD} = 1.0V to 3.5V
V_{A-B}	Min. differential output voltage across lamp		80			V	V_{DD} = 1.0V to 3.5V

AC Characteristics (T_A = 25°C)

Symbol	Parameter		Min	Typ	Max	Units	Conditions
f_{EL}	V_{A-B} output drive frequency	HV8051		95		Hz	V_{DD} = 1.0V to 1.6V, $R_{SW\text{-}osc}$[1] = 470 KΩ, $R_{EL\text{-}osc}$[2]=10 MΩ
		HV8053		300		Hz	V_{DD} = 2.4V to 3.5V, $R_{SW\text{-}osc}$ = 330KΩ, $R_{EL\text{-}osc}$ = 5 MΩ
f_{sw}	Switching transistor frequency	HV8051		60		KHz	V_{DD} = 1.0V to 1.6V, $R_{SW\text{-}osc}$ = 470KΩ, $R_{EL\text{-}osc}$ = 10 MΩ
		HV8053		120		KHz	V_{DD} = 2.4V to 3.5V, $R_{SW\text{-}osc}$ = 330KΩ, $R_{EL\text{-}osc}$ = 5 MΩ
D[3]	Switching transistor duty cycle			85		%	V_{DD} = 1.0V to 3.5V

Recommended Operating Conditions

Symbol	Parameter		Min	Typ	Max	Units	Conditions
V_{DD}	Supply voltage	HV8051	1.0		1.6	V	
		HV8053	2.4		3.5	V	
C_L	Load capacitance	HV8051	0		4	nF	V_{DD} = 1.0V to 1.6V
		HV8053	0		8	nF	V_{DD} = 2.4V to 3.5V
T_A	Operating temperature		0		70	°C	

Enable/Disable Function Table

V_{DD}/ground can be applied to the $R_{sw\text{-}osc}$ resistor to achieve the enable/disable function.

Symbol	Parameter		Min	Typ	Max	Units	Conditions
V_{IL}	Low-level input voltage	HV8051	0		0.3	V	V_{DD} = 1.0V to 1.6V
		HV8053	0		0.5	V	V_{DD} = 2.4V to 3.5V
V_{IH}	High-level input voltage	HV8051	V_{DD} -0.3		V_{DD}	V	V_{DD} = 1.0V to 1.6V
		HV8053	V_{DD} -0.5		V_{DD}	V	V_{DD} = 2.4V to 3.5V

Notes:
1. $R_{sw\text{-}osc}$ determines the converter switching frequency.
2. $R_{EL\text{-}osc}$ determines the lamp frequency.
3. Guaranteed by design.

Block Diagram



*$\overline{ENABLE}$ pad is available in die form only to activate the device.
IC is turned on when $\overline{ENABLE}$ is low.

Typical Application



Device	V_{batt}	R_{SW-osc}	R_{EL-osc}
HV8051	1V	470KΩ	10MΩ
HV8053	3V	330KΩ	5MΩ

Notes:
1. Suggested inductor manufacturer:
   MuRata Erie part # LQH4N102K04M00 (DC resistance < 25Ω).
2. An optional fast recovery diode for improved performance.

Pin Configuration



top view

SO-8

Preliminary

High-Voltage EL Lamp Driver

Ordering Information

Device	Input Voltage	Package Options		
		8-Lead SO	14-Lead SO	Die
HV8061	1.0V to 1.6V	HV8061LG	HV8061NG	HV8061X
HV8063	2.4V to 3.5V	HV8063LG	HV8063NG	HV8063X

Features

- ☐ Processed with HVCMOS® technology
- ☐ 0.9V to 3.5V supply voltage
- ☐ DC to AC conversion
- ☐ Output load range from 0 to 6nF
- ☐ Adjustable output lamp frequency
- ☐ Adjustable converter frequency
- ☐ Remote enable function

Applications

- ☐ Pagers
- ☐ Cellular phones
- ☐ Watches
- ☐ Remote control units
- ☐ Calculators

General Description

The Supertex HV8061 and HV8063 are high-voltage drivers designed for driving EL lamps of up to 3nF (6nF) for a 1V (3V) operation. The input supply voltage ranges are from 1.0V to 1.6V for HV8061 and 2.4V to 3.5V for HV8063. The devices use a single inductor and a minimum number of passive components. The maximum output voltage that can be applied to the EL lamp is ±55V. The 14-pin package has an ENABLE pin which activates the IC when ENABLE is high.

The HV8061/HV8063 has two internal oscillators, a switching bipolar junction transistor (BJT), and a high-voltage EL lamp driver. The frequency for the switching BJT is set by an external resistor connected between the $R_{sw\text{-}osc}$ pin and the V_{DD} pin. The EL lamp driver frequency is set by an external resistor connected between the $R_{EL\text{-}osc}$ pin and the V_{DD} pin. An external inductor is connected between the L_x and V_{DD} pins. An external fast recovery diode is connected between the L_x and C_s pins with the anode connected to L_x. A 0.1µF storage capacitor is connected between C_s and ground. The EL lamp is connected between V_A and V_B.

The switching BJT charges the external inductor and discharges it into the 0.1µF capacitor at C_s. The voltage at C_s will start to increase. Once the voltage at C_s reaches a nominal value of 50V, the switching BJT is turned off to conserve power. The outputs V_A and V_B are configured as an H bridge and are switching in opposite states to achieve 100V peak-to-peak across the EL lamp.

Absolute Maximum Ratings

Supply Voltage, V_{DD}	-0.5V to +4.5V
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C

Note:
*All voltages are referenced to GND.

Electrical Characteristics

DC Characteristics (Over recommended operating conditions unless otherwise specified, T_A = 25°C)

Symbol	Parameter		Min	Typ	Max	Units	Conditions
$R_{DS(on)}$	On-resistance of switching transistor			10	12	Ω	I = 50mA
I_{DD}	V_{DD} supply current (excluding inductor current)	HV8061			2	mA	V_{DD} = 1.0V to 1.6V
		HV8063			3.5	mA	V_{DD} = 2.4V to 3.5V
I_{DDQ}	Quiescent V_{DD} supply current	HV8061			2	µA	V_{DD} = 1.0V to 1.6V, ENABLE = LOW
		HV8063			50	µA	V_{DD}= 2.4V to 3.5V, ENABLE = LOW
Vc_s	Max. output regulation voltage		45	50	55	V	
V_{A-B}	Max. differential output voltage across lamp		90	100	110	V	

AC Characteristics (T_A =25°C)

Symbol	Parameter		Min	Typ	Max	Units	Conditions
f_{EL}	V_{A-B} output drive frequency	HV8061		160		Hz	V_{DD} = 1.0V to 1.6V, R_{sw-osc}[1] = 470kΩ, R_{EL-osc}[2] = 20MΩ
		HV8063		750		Hz	V_{DD} = 2.4V to 3.5V, R_{sw-osc} = 330kΩ, R_{EL-osc} = 10MΩ
f_{sw}	Switching transistor frequency	HV8061		50		kHz	V_{DD} = 1.0V to 1.6V, R_{sw-osc} = 470kΩ, R_{EL-osc} = 20MΩ
		HV8063		120		kHz	V_{DD} = 2.4V to 3.5V, R_{sw-osc} = 330kΩ, R_{EL-osc} = 10MΩ
D[3]	Switching transistor duty cycle			85		%	V_{DD} = 1.0V to 3.5V

Recommended Operating Conditions

Symbol	Parameter		Min	Typ	Max	Units	Conditions
V_{DD}	Supply voltage	HV8061	1.0		1.6	V	
		HV8063	2.4		3.5		
EN-L	Logic input low voltage	HV8061	0		0.3	V	V_{DD}= 1.0V to 1.6V
		HV8063	0		0.5	V	V_{DD} = 2.4V to 3.5V
EN-H	Logic input high voltage	HV8061	0.6		2.1	V	V_{DD} = 1.0V to 1.6V
		HV8063	V_{DD}-0.5		V_{DD}	V	V_{DD} = 2.4V to 3.5V
C_L	Load capacitance	HV8061	0		3	nF	V_{DD} = 1.0V to 1.6V
		HV8063	0		6	nF	V_{DD} = 2.4V to 3.5V
T_A	Operating temperature		0		70	°C	

Notes:
1. R_{sw-osc} determines the converter switching frequency.
2. R_{EL-osc} determines the lamp frequency.
3. Guaranteed by design.

Block Diagram



Typical Application



Device	V_{batt}	R_{SW-OSC}	R_{EL-OSC}
HV8061	1V	470KΩ	20MΩ
HV8063	3V	330KΩ	10MΩ

* Suggested inductor manufacturer:
MuRata Erie part # LQH4N102K04M00 (DC resistance < 25Ω).

Pin Configurations



top view

SO-8



top view

SO-14

High-Voltage Switchmode Controllers with MOSFET

Ordering Information

$+V_{IN}$		Feedback Voltage	Max Duty Cycle	MOSFET Switch		Package Options		
Min	Max			BV_{DSS}	$R_{DS(ON)}$	14 Pin Plastic DIP	14 Pin Ceramic DIP	20 Pin Plastic PLCC
10V	70V	± 1%	49%	150V	5.0Ω	HV9100P	HV9100C	HV9100PJ
10V	70V	±10%	49%	150V	5.0Ω	HV9101P	—	HV9101PJ
10V	120V	± 1%	49%	200V	7.0Ω	HV9102P	HV9102C	HV9102PJ
10V	120V	±1%	99%	200V	7.0Ω	HV9103P	HV9103C	HV9103PJ

Features

- ☐ 10 to 120V input range
- ☐ 200V, 7Ω output MOSFET
- ☐ Current-Mode Control
- ☐ High Efficiency
- ☐ Up to 1MHz Internal Oscillator
- ☐ Internal Start-up Circuit

Applications

- ☐ DC/DC Converters
- ☐ Distributed Power Systems
- ☐ ISDN Equipment
- ☐ PBX Systems
- ☐ Modems

General Description

The Supertex HV9100 through HV9103 are a series of BiCMOS/DMOS single-output, pulse width modulator ICs intended for use in high-speed high-efficiency switchmode power supplies. They provide all the functions necessary to implement a single-switch current-mode PWM, in any topology, with a minimum of external parts.

Utilization of Supertex proprietary BiCMOS/DMOS technology results in a device with one tenth of the operating power of conventional bipolar PWM ICs, which can operate at more than twice their switching frequency. Dynamic range for regulation is also increased, to approximately 8 times that of similar bipolar parts. They start directly from any DC input voltage between 10 and 70VDC for the HV9100 and HV9101, or 10 to 120VDC for the HV9102 and HV9103, requiring no external power resistor. The output stage for the HV9100 and the HV9101 is a 150V, 5.0 ohm MOSFET and for the HV9102 and HV9103 is a 200V, 7.0 ohm MOSFET. The clock frequency is set with a single external resistor.

Accessory functions are included to permit fast remote shutdown (latching or nonlatching), and undervoltage shutdown.

Absolute Maximum Ratings

$+V_{IN}$, Input Voltage	120V
V_{DS}	200V
V_{DD}, Logic Voltage	15.0V
Input Voltage Logic, Linear, FB and Sense	-0.3V to V_{DD}+0.3V
I_D (Peak)	2.5A
Storage Temperature	-65°C to 150°C
Power Dissipation, Plastic DIP	750mW
Power Dissipation, Ceramic DIP	1000mW
Power Dissipation, PLCC	1400mW

Electrical Characteristics

(V_{DD} = 10V, $+V_{IN}$ = 48V, Discharge = $-V_{IN}$ = OV, R_{BIAS} = 390KΩ, R_{OSC} = 330KΩ, T_A = 25°C, unless otherwise specified)

Symbol	Parameters		Min	Typ	Max	Unit	Conditions
Reference							
V_{REF}	Output Voltage	HV9100/02/03	3.92	4.00	4.08	V	R_L = 10MΩ
		HV9101	3.60	4.00	4.40		
		HV9102/03	3.86	4.00	4.14	V	IN = V_{IN}, R_L = 10MΩ T_A = -55°C to 125°C
Z_{OUT}	Output Impedance[1]		15	30	45	KΩ	
I_{SHORT}	Short Circuit Current			100	250	μA	V_{REF} = $-V_{IN}$
ΔV_{REF}	Change in V_{REF} with Temperature			0.25		mV/°C	
Oscillator							
f_{MAX}	Oscillator Frequency		1	3		MHz	R_{OSC} = 0Ω
f_{OSC}	Initial Accuracy[2]		80	100	120	KHz	R_{OSC} = 330KΩ
			160	200	240		R_{OSC} = 150KΩ
	Voltage Stability				15	%	9.5V < V_{DD} < 13.5V
	Temperature Coefficient			170		ppm/°C	
PWM							
D_{MAX}	Maximum Duty Cycle	HV9100/01/02	49.0	49.4	49.6	%	
		HV9103	99.0	99.4	99.6		
	Deadtime	HV9103		100		nsec	
D_{MIN}	Minimum Duty Cycle				0	%	
	Minimum Pulse Width Before Pulse Drops Out[1]			110	175	nsec	
Error Amplifier							
V_{FB}	Feedback Voltage	HV9100/02/03	3.96	4.00	4.04	V	V_{FB} Shorted to Comp
		HV9101	3.60	4.00	4.40		
I_{IN}	Input Bias Current			25	500	nA	V_{FB} = 4.0V
V_{OS}	Input Offset Voltage			nulled at trim		mV	Except 9101
A_{VOL}	Open Loop Voltage Gain[1]		60	80		dB	
gbw	Unity Gain Bandwidth[1]		1.0	1.3		MHz	
Z_{OUT}	Output Impedance[1]			See Fig. 2		Ω	
I_{SOURCE}	Output Source Current			-2.0	-1.4	mA	V_{FB} = 3.4V
I_{SINK}	Output Sink Current		0.12	0.15		mA	V_{FB} = 4.5V
PSRR	Power Supply Rejection			See Fig. 1			
Current Limit							
V_{SOURCE}	Threshold Voltage		1.0	1.2	1.4	V	V_{FB} = 0V, R_L = 100Ω
t_d	Delay to Output[1]				150	ns	V_{SOURCE} = 1.5V, R_L = 100Ω

Notes:

1. Guaranteed by design. Not subject to production test.
2. Stray C on OSC IN pin ≤5pF.

Electrical Characteristics (Continued)

(V_{DD} = 10V, $+V_{IN}$ = 48V, Discharge = $-V_{IN}$ = OV, R_{BIAS} = 390KΩ, R_{OSC} = 330KΩ, T_A = 25°C, unless otherwise specified)

Symbol	Parameters		Min	Typ	Max	Unit	Conditions
Pre-Regulator/Startup							
$+V_{IN}$	Allowable Input Voltage	HV9100/01			70	V	I_{IN} = 10μA
		HV9102/03			120		
	Input Leakage Current				10	μA	V_{DD} > 9.4V
V_{TH}	V_{DD} Pre-regulator Turn-off Threshold Voltage		7.8	8.6	9.4	V	I_{PREREG} = 10μA
V_{LOCK}	Undervoltage Lockout		7.0	8.1	8.9	V	R_L = 100Ω from Drain to V_{DD}
Supply							
I_{DD}	Supply Current			0.60	1.0	mA	Operating, V_{FB} = 4.5V
				0.55		mA	$\overline{\text{Shutdown}}$ = $-V_{IN}$
I_{BIAS}	Bias Current			20		μA	
V_{DD}	Operating Range		9.0		13.5	V	
Logic							
t_{SD}	$\overline{\text{Shutdown}}$ Delay Time[1]			50	100	ns	V_{SOURCE} = $-V_{IN}$
t_{SW}	$\overline{\text{Shutdown}}$ Pulse Width[1]		50			ns	
t_{RW}	RESET Pulse Width[1]		50			ns	
t_{LW}	Latching Pulse Width[1]		25			ns	
V_{IL}	Input Low Voltage				2.0	V	
V_{IH}	Input High Voltage		7.0			V	
I_{IH}	Input High Current			1	5	μA	V_{IN} = 10V
I_{IL}	Input Low Current			-25	-35	μA	V_{IN} = 0V
MOSFET Switch							
BV_{DSS}	Breakdown Voltage	HV9100/01	150			V	V_{SOURCE} = $\overline{\text{Shutdown}}$ = OV, I_D = 100μA, T_A = -55°C to 125°C
		HV9102/03	200				
$R_{DS(ON)}$	Drain-to-Source On-resistance	HV9100/01		3.5	5.0	Ω	V_{SOURCE} = OV, I_D = 100mA
		HV9102/03			7.0	Ω	
I_{DSS}	OFF State Drain Leakage Current				10	μA	V_{SOURCE} = $\overline{\text{Shutdown}}$ = OV, V_{DRAIN} = 100V
C_{DS}	Drain Capacitance			35		pF	V_{DS} = 25V, $\overline{\text{Shutdown}}$ = OV

Note:
1. Guaranteed by design. Not subject to production test.

Truth Table

$\overline{\text{Shutdown}}$	Reset	Output
H	H	Normal Operation
H	H → L	Normal Operation, No Change
L	H	Off, Not Latched
L	L	Off, Latched
L → H	L	Off, Latched, No Change

Switching Waveforms



Functional Block Diagram



Typical Performance Curves

Fig. 1



Fig. 2



Fig. 3



Fig. 4



Test Circuits





NOTE: Set Feedback Voltage so that
$V_{COMP} = V_{DIVIDE} \pm 1mV$ before connecting transformer

Technical Description

Preregulator

The preregulator/startup circuit for the HV910x consists of a high-voltage N-channel depletion-mode DMOS transistor driven by an error amplifier to form a controlled current path between the V_{IN} terminal and the V_{DD} terminal. Maximum current (about 20 mA) occurs when $V_{DD} = 0$, with current reducing as V_{DD} rises. This path shuts off altogether when V_{DD} rises to somewhere between 7.8 and 9.4V, so that if V_{DD} is held at 10 or 12V by an external source (generally the supply the chip is controlling) no current other than leakage is drawn through the high voltage transistor. This minimizes dissipation.

An external capacitor between V_{DD} and V_{SS} is generally required to store energy used by the chip during the time between shutoff of the high voltage path and the V_{DD} supply's output rising enough to take over the powering of the chip. This capacitor generally also serves as the output filter capacitor for that output from the supply. 1µF is generally sufficient to assure against double-starting. Capacitors as small as 0.1µF can work when faster response from the V_{DD} line is required. Whatever capacitor is chosen should have very good high frequency characteristics. Stacked polyester or ceramic capacitors work well. Electrolytics capacitors are generally not suitable.

A common resistor divider string is used to monitor V_{DD} for both the undervoltage lockout circuit and the shutoff circuit of the high voltage FET. Setting the undervoltage sense point about 0.6V lower on the string than the FET shutoff point guarantees that the undervoltage lockout always releases before the FET shuts off.

Bias Circuit

An external bias resistor, connected between the bias pin and V_{SS} is required to set currents in a series of current mirrors used by the analog sections of the chip. Nominal external bias current requirement is 15 to 20µA, which can be set by a 390KΩ to 510KΩ resistor if a 10V V_{DD} is used, or a 510KΩ to 680KΩ resistor if a 12V V_{DD} is used. A precision resistor is NOT required; ± 5% is fine.

For extremely low power operation, the value of bias current can be reduced to as low as 5µA by further increases in the value of the bias resistor. This will reduce quiescent current by about a third, reduce bandwidth of the error amp by about half, and slow the current sense comparator by about 30%.

Clock Oscillator

The clock oscillator of the HV910x consists of a ring of CMOS inverters, timing capacitors, a capacitor discharge FET, and, in the 50% maximum duty cycle versions, a frequency dividing flip-flop. A single external resistor between the OSC IN and OSC OUT pins is required to set oscillator frequency (see Fig. 4). For the 50% maximum duty cycle versions the 'Discharge' pin is normally connected to V_{SS} (ground). For the 99% duty cycle version, 'Discharge' can either be connected to V_{SS} directly or connected to V_{SS} through a resistor used to set a deadtime.

One difference exists between the Supertex HV910x and competitive parts. The oscillator of the HV910x is shut off when a shutoff command is received. This saves about 150µA of quiescent current, which aids in situations where an absolute minimum of quiescent power dissipation is required.

Reference

The reference consists of a stable bandgap reference followed by a buffer amplifier which scales the voltage up to approximately 4.0V. The scaling resistors of the reference buffer amplifier are trimmed during manufacture so that the output of the error amplifier when connected in a gain of -1 configuration is as close to 4.000V as possible. This nulls out any input offset of the error amplifier. As a consequence, even though the observed reference voltage of a specific part may not be exactly 4V, the feedback voltage required for proper regulation will be 4V.

A resistor of approximately 50KΩ is placed internally between the output of the reference buffer amplifier and the circuitry it feeds (reference output pin and NON-INVERTING input to the error amplifier). This allows overriding the internal reference with a low-impedance voltage source ≤6V. Using an external reference reinstates the input offset voltage of the error amplifier, and its effect of the exact value of feedback voltage required. In general, because the reference voltage of the Supertex HV910x is not noisy, as some previous devices have been, overriding the reference should seldom be necessary.

Because the reference is a high impedance node, and usually there will be significant electrical noise near it, a bypass capacitor between the reference pin and V_{SS} is strongly recommended. The reference buffer amplifier is intentionally compensated to be stable with a capacitive load of 0.01 to 0.1µF.

Error Amplifier

The error amplifier is a true low-power differential input operational amplifier intended for around-the-amplifier compensation. It is of mixed CMOS-bipolar construction: a PMOS input stage is used so the common-mode range includes ground and the input impedance is very high. This is followed by bipolar gain stages which provide high gain without the electrical noise of all-MOS amplifiers. The amplifier is unity-gain stable.

Current Sense Comparators

The HV910x uses a true dual comparator system with independent comparators for modulation and current limiting. This allows the designer greater latitude in compensation design, as there are no clamps (except ESD protection) on the compensation pin. Like the error amplifier, the comparators are of low-noise BiCMOS construction.

Remote Shutdown

The shutdown and reset pins can be used to perform either latching or non-latching shutdown of a converter as required. These pins have internal current source pull-ups so they can be driven from open-drain logic. When not used, they should be left open, or connected to V_{DD}.

Main Switch

The main switch is a normal N-channel power MOSFET. Unlike the situation with competitive devices, the body diode can be used if desired without destroying the chip.

Pinout



top view
14-pin DIP



top view
20-pin PJ Package

High-Voltage Switchmode Controllers with MOSFET

Ordering Information

MOSFET Switch		$+V_{IN}$		Feedback	Max	Package Outlines	
BV_{DSS}	$R_{DS(ON)}$	Min	Max	Voltage	Duty Cycle	14 Pin Plastic DIP	20 Pin Plastic PLCC
200V	5.0Ω	10V	120V	±1%	49%	HV9105P	HV9105PJ
200V	5.0Ω	10V	120V	±1%	99%	HV9108P	HV9108PJ

Features

- ☐ 10 to 120V input range
- ☐ 200V, 5Ω output MOSFET
- ☐ Current-Mode Control
- ☐ High Efficiency
- ☐ CCITT Compatible
- ☐ Internal Start-up Circuit

Applications

- ☐ DC/DC Converters
- ☐ Distributed Power Systems
- ☐ ISDN Equipment
- ☐ PBX Systems
- ☐ Modems

General Description

The Supertex HV9105 and HV9108 are high-efficiency high voltage SMPS ICs intended for use in power converters requiring extreme efficiency at output power levels of 5W or less. The low supply current (0.5mA max) allows them to be used to build supplies which meet CCITT I.430 performance recommendations (60% efficiency at .025W out).

The HV9105/08 provides all the functions necessary to build a single-switch current-mode converter of any common topology, with a minimum of external parts.

In addition to high efficiency, because it uses Supertex's proprietary high voltage BiCMOS/DMOS technology, the HV9105/08 offers numerous performance advantages when compared to conventional PWM ICs. Dynamic range is approximately 8 times wider than with bipolar ICs, both response speed and maximum clock rate are faster, and no external power resistors or zeners are necessary for high voltage starting.

Accessory circuits are included to provide either latching or nonlatching shutdown. When shut down, device dissipation is less than 4mW.

The HV9105/08 is intended for operation with input voltages from 10 to 120VDC.

Absolute Maximum Ratings

$+V_{IN}$, Input Voltage	120V
V_{DS}	200V
V_{DD}, Logic Voltage	15.0V
Control Inputs	-0.3V to V_{DD}+0.3V
I_D (Peak)	2.5A
Storage Temperature	-65°C to 150°C
Power Dissipation, Plastic DIP	750mW
Power Dissipation, PLCC	1400mW

Electrical Characteristics

(V_{DD} = 10V, $+V_{IN}$ = 48V, Discharge = $-V_{IN}$ = OV, R_{BIAS} = 820KΩ, R_{OSC} = 910KΩ, T_A = 25°C, unless otherwise specified)

Symbol	Parameters		Min	Typ	Max	Unit	Conditions
Reference							
V_{REF}	Output Voltage		3.92	4.00	4.08	V	R_L = 10MΩ
Z_{OUT}	Output Impedance[1]		15	30	45	KΩ	
I_{SHORT}	Short Circuit Current			100	130	μA	V_{REF} = $-V_{IN}$
ΔV_{REF}	Change in V_{REF} with Temperature			0.25		mV/°C	
Oscillator							
f_{MAX}	Maximum Oscillator Frequency		1	3		MHz	R_{OSC} = 0Ω
f_{OSC}	Initial Accuracy[2]		32	40	48	KHz	
	Voltage Stability[1]				15	%	9.5V < V_{DD} < 13.5V
	Temperature Coefficient[1]			170		ppm/°C	
PWM							
D_{MAX}	Maximum Duty Cycle[1]	HV9105	49.0	49.4	49.6	%	
		HV9108	99.0	99.4	99.6		
	Deadtime[1]	HV9108		100		nsec	
D_{MIN}	Minimum Duty Cycle				0	%	
	Minimum Pulse Width Before Pulse Drops Out[1]			110	175	nsec	
Error Amplifier							
V_{FB}	Feedback Voltage		3.96	4.00	4.04	V	V_{FB} Shorted to Comp
I_{IN}	Input Bias Current			25	500	nA	V_{FB} = 4.0V
V_{OS}	Input Offset Voltage			nulled at trim		mV	
A_{VOL}	Open Loop Voltage Gain[1]		60	80		dB	
gbw	Unity Gain Bandwidth[1]		0.5	0.8		MHz	
Z_{OUT}	Output Impedance[1]			See Fig. 2		Ω	
I_{SOURCE}	Output Source Current			-1.3	-1.0	mA	V_{FB} = 3.4V
I_{SINK}	Output Sink Current		50	80		μA	V_{FB} = 4.5V
PSRR	Power Supply Rejection[1]			See Fig. 1			
Current Limit							
V_{SOURCE}	Threshold Voltage		1.0	1.2	1.4	V	V_{FB} = 0V, R_L = 100Ω
t_d	Delay to Output[1]			150	200	ns	V_{SOURCE} = 1.5V, R_L = 100Ω
Pre-Regulator/Startup							
$+V_{IN}$	Allowable Input Voltage				120	V	I_{IN} = 10μA
	Input Leakage Current				10	μA	V_{DD} > 9.4V
V_{TH}	V_{DD} Pre-regulator Turn-off Threshold Voltage		7.8	8.6	9.4	V	I_{PREREG} = 10μA
V_{LOCK}	Undervoltage Lockout		7.0	8.1	8.9	V	R_L = 100Ω from Drain to V_{DD}

Notes:

1. Guaranteed by design. Not subject to production test.
2. Stray C on OSC IN pin ≤5pF.

Electrical Characteristics (Continued)

(V_{DD} = 10V, $+V_{IN}$ = 48V, Discharge = $-V_{IN}$ = OV, R_{BIAS} = 820KΩ, R_{OSC} = 910KΩ, T_A = 25°C, unless otherwise specified)

Symbol	Parameters	Min	Typ	Max	Unit	Conditions
Supply						
I_{DD}	Supply Current			0.6	mA	V_{FB} = 4.5 Volts Operating
			0.35		mA	$\overline{Shutdown}$ = $-V_{IN}$
I_{BIAS}	Bias Current		7.5		µA	
V_{DD}	Operating Range	9.0		13.5	V	
Logic						
t_{SD}	$\overline{Shutdown}$ Delay Time[1]		50	100	ns	V_{SOURCE} = $-V_{IN}$
t_{SW}	$\overline{Shutdown}$ Pulse Width[1]	50			ns	
t_{RW}	RESET Pulse Width[1]	50			ns	
t_{LW}	Latching Pulse Width[1]	25			ns	
V_{IL}	Input Low Voltage			2.0	V	
V_{IH}	Input High Voltage	7.0			V	
I_{IH}	Input High Current		1	5	µA	V_{IN} = 10V
I_{IL}	Input Low Current		-25	-35	µA	V_{IN} = 0V
MOSFET Switch						
BV_{DSS}	Breakdown Voltage	200	240		V	V_{SOURCE} = $\overline{Shutdown}$ = OV, I_D = 100µA
$R_{DS(ON)}$	Drain-to-Source On-resistance		3.5	5.0	Ω	V_{SOURCE} = OV, I_D = 100mA
I_{DSS}	OFF State Drain Leakage Current			10	µA	V_{SOURCE} = $\overline{Shutdown}$ = OV, V_{DRAIN} = 100V
C_{DS}	Drain Capacitance		35		pF	V_{DS} = 25V, $\overline{Shutdown}$ = OV

Note:
1. Guaranteed by design. Not subject to production test.

Truth Table

$\overline{Shutdown}$	Reset	Output
H	H	Normal Operation
H	H → L	Normal Operation, No Change
L	H	Off, Not Latched
L	L	Off, Latched
L → H	L	Off, Latched, No Change

Switching Waveforms



Functional Block Diagram



Typical Performance Curves

Fig. 1 PSRR – Error Amplifier and Reference



Fig. 2 Error Amplifier Output Impedance (Z_0)



Fig. 3 Error Amplifier Open Loop Gain/Phase



Fig. 4 Output Switching Frequency vs. Oscillator Resistance



Test Circuits

Error Amp Z_{OUT}



PSRR



NOTE: Set Feedback Voltage so that
$V_{COMP} = V_{DIVIDE} \pm 1mV$ before connecting transformer

Technical Description

Preregulator

The preregulator/startup circuit for the HV9105/08 consists of a high-voltage N-channel depletion-mode DMOS transistor driven by an error amplifier to form a controlled current path between the V_{IN} terminal and the V_{DD} terminal of the 9105/08. Maximum current (about 20 mA) occurs when $V_{DD} = 0$, with current reducing as V_{DD} rises. This path shuts off altogether when V_{DD} rises to somewhere between 7.8 and 9.4V, so that if V_{DD} is held at 10 or 12V by an external source (generally the supply the chip is controlling) no current other than leakage is drawn through the high voltage transistor. This minimizes dissipation.

An external capacitor between V_{DD} and V_{SS} is generally required to store energy used by the chip during the time between shutoff of the high voltage path and the V_{DD} supply's output rising enough to take over the powering of the chip. This capacitor generally also serves as the output filter capacitor for that output from the supply. 1μF is generally sufficient to assure against double-starting. Capacitors as small as 0.1μF can work when faster response from the V_{DD} line is required. The chosen capacitor should have very good high frequency characteristics and be mounted so that the sum of the lead length between capacitor and IC for both leads is less than 2.5 cm. Stacked polyester or ceramic capacitors work well. Electrolytic capacitors are generally not suitable.

A common resistor divider string is used to monitor V_{DD} for both the undervoltage lockout circuit and the shutoff circuit of the high voltage FET. Setting the undervoltage sense point about 0.6V lower on the string than the FET shutoff point guarantees that the undervoltage lockout always releases before the FET shuts off.

Bias Circuit

An external bias resistor, connected between the bias pin and V_{SS} is required by the HV9105/08 to set currents in a series of current mirrors used by the analog sections of the chip. Nominal external bias current requirement is 7.5μA, which can be set by a 820KΩ to 1.3MΩ resistor if a 10V V_{DD} is used, or a 1.2MΩ to 2.0MΩ resistor if a 12V V_{DD} is used. A precision resistor is NOT required; ± 5% is fine.

For extremely low power operation, the value of bias current can be reduced to as low as 4μA by further increases in the value of the bias resistor.

Clock Oscillator

The clock oscillator of the HV9105/08 consists of a ring of CMOS inverters, timing capacitors, a capacitor discharge FET, and, in the 50% maximum duty cycle version, a frequency dividing flip-flop. A single external resistor between the OSC IN and OSC OUT pins is required to set oscillator frequency (see Fig. 4). For the 50% maximum duty cycle versions the 'Discharge' pin is normally connected to V_{SS} (ground). For the 99% duty cycle version, 'Discharge' can either be connected to V_{SS} directly or connected to V_{SS} through a resistor used to set a deadtime.

One difference exists between the Supertex HV9105/08 and competitive 9105 parts. The oscillator of the Supertex HV9105/08 is shut off when a shutoff command is received. This saves about 100μA of quiescent current, which aids in the construction of power supplies to meet CCITT specification I.430, and in other situations where an absolute minimum of quiescent power dissipation is required.

Reference

The reference section of the HV9105/08 consists of a stable bandgap reference followed by a buffer amplifier which scales the voltage up to approximately 4.0V. The scaling resistors of the reference buffer amplifier are trimmed during manufacture so that the output of the error amplifier when connected in a gain of -1 configuration is as close to 4.000V as possible. This nulls out any input offset of the error amplifier. As a consequence, even though the observed reference voltage of a specific part may not be exactly 4V, the feedback voltage required for proper regulation will be 4V.

A resistor of approximately 50KΩ is placed internally between the output of the reference buffer amplifier and the circuitry it feeds (reference output pin and non-inverting input to the error amplifier). This allows overriding the internal reference with a low-impedance voltage source ≤6V. Using an external reference reinstates the input offset voltage of the error amplifier, and its effect of the exact value of feedback voltage required. In general, because the reference voltage of the Supertex HV9105/08 is not noisy, as some previous devices have been, overriding the reference should seldom be necessary.

Because the reference is a high impedance node, and usually there will be significant electrical noise near it, a bypass capacitor between the reference pin and V_{SS} is strongly recommended. The reference buffer amplifier is intentionally compensated to be stable with a capacitive load of 0.01 to 0.1μF.

Error Amplifier

The error amplifier is a true low-power differential input operational amplifier intended for around-the-amplifier compensation. It is of mixed CMOS-bipolar construction: a PMOS input stage is used so the common-mode range includes ground and the input impedance is very high. This is followed by bipolar gain stages which provide high gain without the electrical noise of all-MOS amplifiers. The amplifier is unity-gain stable.

Current Sense Comparators

The HV9105/08 uses a true dual comparator system with independent comparators for modulation and current limiting. This allows the designer greater latitude in compensation design, as there are no clamps (except ESD protection) on the compensation pin. Like the error amplifier, the comparators are of low-noise BiCMOS construction.

Remote Shutdown

The shutdown and reset pins can be used to perform either latching or non-latching shutdown of a converter as required. These pins have internal current source pull-ups so they can be driven from open-drain logic. When not used, they should be left open, or connected to V_{DD}.

Main Switch

The main switch is a normal N-channel power MOSFET. Unlike the situation with competitive devices, the body diode can be used if desired without destroying the chip.

Pinout



14 Pin DIP Package



20-pin PJ Package
top view

Preliminary

High-Voltage Switchmode Controllers with MOSFET

Ordering Information

MOSFET Switch		$+V_{IN}$		Feedback Voltage	Max Duty Cycle	Package Outlines	
BV_{DSS}	$R_{DS(ON)}$	Min	Max			16 Pin Plastic DIP	20 Pin Plastic PLCC
600V	20Ω	12V	450V	±1%	49%	HV9106P	HV9106PJ
600V	20Ω	12V	450V	±1%	99%	HV9109P	HV9109PJ

Features

- ☐ 12 to 450V input range
- ☐ 600V, 20Ω output MOSFET
- ☐ Current-mode control
- ☐ High efficiency
- ☐ Internal start-up circuit
- ☐ Wide dynamic range

Applications

- ☐ DC/DC converters
- ☐ Distributed power systems
- ☐ Plug-in-anywhere equipment
- ☐ Appliance power
- ☐ Small off-line power supplies

General Description

The Supertex HV9106 and HV9109 are high-efficiency high voltage SMPS ICs intended for use in power converters requiring extreme efficiency at output power levels of 15W or less.

The HV9106/09 provides all the functions necessary to build a single-switch current-mode converter of any common topology, with a minimum of external parts.

In addition to high efficiency, because it uses Supertex's proprietary high voltage BiCMOS/DMOS technology, the HV9106/09 offers numerous performance advantages when compared to conventional PWM ICs. Dynamic range is approximately 8 times wider than with bipolar ICs, both response speed and maximum clock rate are faster, and no external power resistors or zeners are necessary for high voltage starting.

Accessory circuits are included to provide either latching or nonlatching shutdown. When shut down, device dissipation is less than 10mW.

The HV9106/09 is intended for operation with input voltages from 12 to 450VDC.

Absolute Maximum Ratings

$+V_{IN}$, Input Voltage	450V
V_{DS}	600V
V_{DD}, Logic Voltage	15.0V
Control Inputs	-0.3V to V_{DD}+0.3V
I_D (Peak)	0.5A
Storage Temperature	-65°C to 150°C
Power Dissipation, Plastic DIP	750mW
Power Dissipation, PLCC	1400mW

Electrical Characteristics

(V_{DD} = 10V, $+V_{IN}$ = 48V, Discharge = $-V_{IN}$ = OV, R_{BIAS} = 390KΩ, R_{OSC} = 330KΩ,T_A = 25°C, unless otherwise specified)

Symbol	Parameters		Min	Typ	Max	Unit	Conditions
Reference							
V_{REF}	Output Voltage		3.92	4.00	4.08	V	R_L = 10MΩ
Z_{OUT}	Output Impedance[1]		15	30	45	KΩ	
I_{SHORT}	Short Circuit Current			100	250	µA	V_{REF} = $-V_{IN}$
ΔV_{REF}	Change in V_{REF} with Temperature[1]			0.25		mV/°C	
Oscillator							
f_{MAX}	Maximum Oscillator Frequency		1	3		MHz	R_{OSC} = 0Ω
f_{OSC}	Initial Accuracy[2]		80	100	120	KHz	R_{OSC} = 330K
			160	200	240	KHz	R_{OSC} = 150K
	Voltage Stability				15	%	9.5V < V_{DD} < 13.5V
	Temperature Coefficient[1]			170		ppm/°C	
PWM							
D_{MAX}	Maximum Duty Cycle[1]	HV9106	49.0	49.4	49.6	%	
		HV9109	99.0	99.4	99.6		
	Deadtime[1]	HV9109		150		nsec	
D_{MIN}	Minimum Duty Cycle				0	%	
	Minimum Pulse Width Before Pulse Drops Out[1]			110	175	nsec	
Error Amplifier							
V_{FB}	Feedback Voltage		3.96	4.00	4.04	V	V_{FB} Shorted to Comp, OSC disabled
I_{IN}	Input Bias Current			25	500	nA	V_{FB} = 4.0V
V_{OS}	Input Offset Voltage			nulled at trim		mV	
A_{VOL}	Open Loop Voltage Gain[1]		60	80		dB	
gbw	Unity Gain Bandwidth[1]		1.0	1.1		MHz	
Z_{OUT}	Output Impedance[1]			See Fig. 2		Ω	
I_{SOURCE}	Output Source Current			-2.0	-1.4	mA	V_{FB} = 3.4V
I_{SINK}	Output Sink Current		0.12	0.15		mA	V_{FB} = 4.5V
PSRR	Power Supply Rejection[1]			See Fig. 1			
Current Limit							
V_{SOURCE}	Threshold Voltage		1.0	1.2	1.4	V	V_{FB} = 0V, R_L = 100Ω
t_d	Delay to Output[1]				150	ns	V_{SOURCE} = 1.5V, R_L = 100Ω
Pre-Regulator/Startup							
$+V_{IN}$	Allowable Input Voltage				450	V	I_{IN} = 10µA
	Input Leakage Current				10	µA	V_{DD} > 9.4V
V_{TH}	V_{DD} Pre-regulator Turn-off Threshold Voltage		7.8	8.6	9.4	V	I_{PREREG} = 10µA
V_{LOCK}	Undervoltage Lockout		7.0	8.1	8.9	V	R_L = 100Ω from Drain to V_{DD}

Notes:

1. Guaranteed by design. Not subject to production test.
2. Stray C on OSC IN pin ≤5pF.

Electrical Characteristics (Continued)

(V_{DD} = 10V, $+V_{IN}$ = 48V, Discharge = $-V_{IN}$ = OV, R_{BIAS} = 390KΩ, R_{OSC} = 330KΩ, T_A = 25°C, unless otherwise specified)

Symbol	Parameters	Min	Typ	Max	Unit	Conditions
Supply						
I_{DD}	Supply Current		0.6	1.0	mA	V_{FB} = 4.5 Volts, Operating
			0.55		mA	$\overline{\text{Shutdown}}$ = $-V_{IN}$
I_{BIAS}	Bias Current		20		µA	
V_{DD}	Operating Range	9.0		13.5	V	
Logic						
t_{SD}	$\overline{\text{Shutdown}}$ Delay Time[1]		50	100	ns	V_{SOURCE} = $-V_{IN}$
t_{SW}	$\overline{\text{Shutdown}}$ Pulse Width[1]	50			ns	
t_{RW}	RESET Pulse Width[1]	50			ns	
t_{LW}	Latching Pulse Width[1]	25			ns	
V_{IL}	Input Low Voltage			2.0	V	
V_{IH}	Input High Voltage	7.0			V	
I_{IH}	Input High Current		1	5	µA	V_{IN} = 10V
I_{IL}	Input Low Current		-25	-35	µA	V_{IN} = 0V
MOSFET Switch						
BV_{DSS}	Breakdown Voltage	600			V	V_{SOURCE} = $\overline{\text{Shutdown}}$ = OV, I_D = 100µA
$R_{DS(ON)}$	Drain-to-Source On-resistance		15	20	Ω	V_{SOURCE} = OV, I_D = 100mA
I_{DSS}	OFF State Drain Leakage Current			10	µA	V_{SOURCE} = $\overline{\text{Shutdown}}$ = OV, V_{DRAIN} = 500V
C_{DS}	Drain Capacitance		25		pF	V_{DS} = 25V, $\overline{\text{Shutdown}}$ = OV

Note:
1. Guaranteed by design. Not subject to production test.

Truth Table

$\overline{\text{Shutdown}}$	Reset	Output
H	H	Normal Operation
H	H → L	Normal Operation, No Change
L	H	Off, Not Latched
L	L	Off, Latched
L → H	L	Off, Latched, No Change

Switching Waveforms



Functional Block Diagram



Typical Performance Curves

Fig. 1 PSRR – Error Amplifier and Reference



Fig. 2 Error Amplifier Output Impedance (Z_0)



Fig. 3 Error Amplifier Open Loop Gain/Phase



Fig. 4 Output Switching Frequency vs. Oscillator Resistance



Test Circuits

Error Amp Z_{OUT}



PSRR



NOTE: Set Feedback Voltage so that
$V_{COMP} = V_{DIVIDE} \pm 1mV$ before connecting transformer

Technical Description

Preregulator

The preregulator/startup circuit for the HV9106/09 consists of a high-voltage N-channel depletion-mode DMOS transistor driven by an error amplifier to form a controlled current path between the V_{IN} terminal and the V_{DD} terminal. Maximum current (about 20 mA) occurs when $V_{DD} = 0$, with current reducing as V_{DD} rises. This path shuts off altogether when V_{DD} rises to somewhere between 7.8 and 9.4V, so that if V_{DD} is held at 10 or 12V by an external source (generally the supply the chip is controlling) no current other than leakage is drawn through the high voltage transistor. This minimizes dissipation.

An external capacitor between V_{DD} and V_{SS} is generally required to store energy used by the chip during the time between shutoff of the high voltage path and the V_{DD} supply's output rising enough to take over the powering of the chip. This capacitor generally also serves as the output filter capacitor for that output from the supply. 1μF is generally sufficient to assure against double-starting. Capacitors as small as 0.1μF can work when faster response from the V_{DD} line is required. Whatever capacitor is chosen should have very good high frequency characteristics. Stacked polyester or ceramic capacitors work well. Electrolytics capacitors are generally not suitable.

A common resistor divider string is used to monitor V_{DD} for both the undervoltage lockout circuit and the shutoff circuit of the high voltage FET. Setting the undervoltage sense point about 0.6V lower on the string than the FET shutoff point guarantees that the undervoltage lockout always releases before the FET shuts off.

Bias Circuit

An external bias resistor, connected between the bias pin and V_{SS} is required to set currents in a series of current mirrors used by the analog sections of the chip. Nominal external bias current requirement is 15 to 20μA, which can be set by a 390KΩ to 510KΩ resistor if a 10V V_{DD} is used, or a 510KΩ to 680KΩ resistor if a 12V V_{DD} is used. A precision resistor is NOT required; ± 5% is fine.

For extremely low power operation, the value of bias current can be reduced to as low as 5μA by further increases in the value of the bias resistor. This will reduce quiescent current by about a third, reduce bandwidth of the error amp by about half, and slow the current sense comparator by about 30%.

Clock Oscillator

The clock oscillator of the HV9106/09 consists of a ring of CMOS inverters, timing capacitors, a capacitor discharge FET, and, in the 50% maximum duty cycle versions, a frequency dividing flip-flop. A single external resistor between the OSC IN and OSC OUT pins is required to set oscillator frequency (see Fig. 4). For the 50% maximum duty cycle versions the 'Discharge' pin is normally connected to V_{SS} (ground). For the 99% duty cycle version, 'Discharge' can either be connected to V_{SS} directly or connected to V_{SS} through a resistor used to set a deadtime.

One difference exists between the Supertex HV9106/09 and competitive parts. The oscillator of the HV9106/09 is shut off when a shutoff command is received. This saves about 150μA of quiescent current, which aids in situations where an absolute minimum of quiescent power dissipation is required.

Reference

The reference consists of a stable bandgap reference followed by a buffer amplifier which scales the voltage up to approximately 4.0V. The scaling resistors of the reference buffer amplifier are trimmed during manufacture so that the output of the error amplifier when connected in a gain of -1 configuration is as close to 4.000V as possible. This nulls out any input offset of the error amplifier. As a consequence, even though the observed reference voltage of a specific part may not be exactly 4V, the feedback voltage required for proper regulation will be 4V.

A resistor of approximately 50KΩ is placed internally between the output of the reference buffer amplifier and the circuitry it feeds (reference output pin and NON-INVERTING input to the error amplifier). This allows overriding the internal reference with a low-impedance voltage source ≤6V. Using an external reference reinstates the input offset voltage of the error amplifier, and its effect of the exact value of feedback voltage required. In general, because the reference voltage of the Supertex HV910x is not noisy, as some previous devices have been, overriding the reference should seldom be necessary.

Because the reference is a high impedance node, and usually there will be significant electrical noise near it, a bypass capacitor between the reference pin and V_{SS} is strongly recommended. The reference buffer amplifier is intentionally compensated to be stable with a capacitive load of 0.01 to 0.1μF.

Error Amplifier

The error amplifier is a true low-power differential input operational amplifier intended for around-the-amplifier compensation. It is of mixed CMOS-bipolar construction: a PMOS input stage is used so the common-mode range includes ground and the input impedance is very high. This is followed by bipolar gain stages which provide high gain without the electrical noise of all-MOS amplifiers. The amplifier is unity-gain stable.

Current Sense Comparators

The HV9106/09 uses a true dual comparator system with independent comparators for modulation and current limiting. This allows the designer greater latitude in compensation design, as there are no clamps (except ESD protection) on the compensation pin. Like the error amplifier, the comparators are of low-noise BiCMOS construction.

Remote Shutdown

The shutdown and reset pins can be used to perform either latching or non-latching shutdown of a converter as required. These pins have internal current source pull-ups so they can be driven from open-drain logic. When not used, they should be left open, or connected to V_{DD}.

Main Switch

The main switch is a normal N-channel MOSFET. Unlike the situation with competitive devices, the body diode can be used if desired without destroying the chip.

Pinout



16 Pin DIP Package
top view



20-pin PJ Package
top view

High-Voltage Current-Mode PWM Controller

Ordering Information

$+V_{IN}$		Feedback Accuracy	Max Duty Cycle	Package Options				
Min	Max			14 Pin Plastic DIP	14 Pin Ceramic DIP	20 Pin Plastic PLCC	14 Pin Narrow Body SOIC	DICE
10V	120V	< ± 1%	49%	HV9110P	HV9110C	HV9110PJ	HV9110NG	HV9110X
10V	120V	< ± 10%	49%	HV9111P	HV9111C	HV9111PJ	HV9111NG	HP9111X
9V	80V	± 2%	49%	HV9112P	HV9112C	HV9112PJ	HV9112NG	HV9112X
10V	120V	< ± 1%	99%	HV9113P	HV9113C	HV9113PJ	HV9113NG	HP9113X

Standard temperature range for all parts is industrial (-40° to +85°C). For military temperature range parts (-55° to +125°C) contact factory.

Features

- ☐ 10 to 120V input range
- ☐ Current-mode control
- ☐ High efficiency
- ☐ Up to 1MHz internal oscillator
- ☐ Internal start-up circuit
- ☐ Low internal noise

Applications

- ☐ DC/DC converters
- ☐ Distributed power systems
- ☐ ISDN equipment
- ☐ PBX systems
- ☐ Modems

Absolute Maximum Ratings

$+V_{IN}$, Input Voltage	HV9110/9111/9113	120V
	HV9112	80V
V_{DD}, Logic Voltage		15.5V
Logic Linear Input, FB and Sense Input Voltage		-0.3V to V_{DD}+0.3V
Storage Temperature		-65°C to 150°C
Power Dissipation, SOIC		750mW
Power Dissipation, Plastic DIP		1000mW
Power Dissipation, Ceramic DIP		1000mW
Power Dissipation PLCC		1400mW

General Description

The Supertex HV9110 through HV9113 are a series of BiCMOS/DMOS single-output, pulse width modulator ICs intended for use in high-speed high-efficiency switchmode power supplies. They provide all the functions necessary to implement a single-switch current-mode PWM, in any topology, with a minimum of external parts.

Because they utilize Supertex's proprietary BiCMOS/DMOS technology, they require less than one tenth of the operating power of conventional bipolar PWM ICs, and can operate at more than twice their switching frequency. Dynamic range for regulation is also increased, to approximately 8 times that of similar bipolar parts. They start directly from any DC input voltages between 10 and 120VDC, requiring no external power resistor. The output stage is push-pull CMOS and thus requires no clamping diodes for protection, even when significant lead length exists between the output and the external MOSFET. The clock frequency is set with a single external resistor.

Accessory functions are included to permit fast remote shutdown (latching or nonlatching) and undervoltage shutdown.

For similar ICs intended to operate directly from up to 450VDC input, please consult the data sheet for the HV9120/9123.

Electrical Characteristics

(Unless otherwise specified, V_{DD} = 10V, $+V_{IN}$ = 48V, Discharge = $-V_{IN}$ = OV, R_{BIAS} = 390KΩ, R_{OSC} = 330KΩ, T_A = 25°C.)

Symbol	Parameters		Min	Typ	Max	Unit	Conditions
Reference							
V_{REF}	Output Voltage	HV9110/13	3.92	4.00	4.08	V	R_L = 10MΩ
		HV9112	3.88	4.00	4.12		
		HV9111	3.60	4.00	4.40		
		HV9110/13	3.82	4.00	4.16		R_L = 10MΩ,
		HV9111	3.50	4.00	4.48		T_A = -55°C to 125°C
Z_{OUT}	Output Impedance[1]		15	30	45	KΩ	
I_{SHORT}	Short Circuit Current			125	250	µA	$V_{REF} = -V_{IN}$
ΔV_{REF}	Change in V_{REF} with Temperature[1]			0.25		mV/°C	T_A = -55°C to 125°C
Oscillator							
f_{MAX}	Oscillator Frequency		1	3.0		MHz	R_{OSC} = 0Ω
f_{OSC}	Initial Accuracy[2]		80	100	120	KHz	R_{OSC} = 330KΩ
			160	200	240		R_{OSC} = 150KΩ
	Voltage Stability				15	%	9.5V < V_{DD} <13.5V
	Temperature Coefficient[1]			170		ppm/°C	T_A = -55°C to 125°C
PWM							
D_{MAX}	Maximum Duty Cycle[1]	HV9110/11/12	49.0	49.4	49.6	%	
		HV9113	95	97	99		
D_{MIN}	Deadtime[1]	HV9113		225		nsec	
	Minimum Duty Cycle				0	%	
	Minimum Pulse Width Before Pulse Drops Out[1]			80	125	nsec	
Current Limit							
	Maximum Input Signal		1.0	1.2	1.4	V	V_{FB} = 0V
t_d	Delay to Output[1]			80	120	ns	V_{SENSE} = 1.5V, $V_{COMP} \leq$ 2.0V
Error Amplifier							
V_{FB}	Feedback Voltage	HV9110/13	3.96	4.00	4.04	V	V_{FB} Shorted to Comp
		HV9112	3.92	4.00	4.08		
		HV9111	3.60	4.00	4.40		
I_{IN}	Input Bias Current			25	500	nA	V_{FB} = 4.0V
V_{OS}	Input Offset Voltage		nulled during trim				except HV9111
A_{VOL}	Open Loop Voltage Gain[1]		60	80		dB	
GB	Unity Gain Bandwidth[1]		1.0	1.3		MHz	
Z_{OUT}	Output Impedance[1]		see Fig. 1			Ω	
I_{SOURCE}	Output Source Current		-1.4	-2.0		mA	V_{FB} = 3.4V
I_{SINK}	Output Sink Current		0.12	0.15		mA	V_{FB} = 4.5V
PSRR	Power Supply Rejection[1]		see Fig. 2			dB	

Notes:

1. Guaranteed by design. Not subject to production test.
2. Stray C on OSC IN pin must be ≤5pF.

Electrical Characteristics (continued)

(Unless otherwise specified, V_{DD} = 10V, $+V_{IN}$ = 48V, Discharge = $-V_{IN}$ = OV, R_{BIAS} = 390KΩ, R_{OSC} = 330KΩ, T_A = 25°C.)

Symbol	Parameters		Min	Typ	Max	Unit	Conditions
Pre-regulator/Startup							
$+V_{IN}$	Input Voltage	HV9110/11/13			120	V	I_{IN} < 10µA; V_{CC} > 9.4V
		HV9112			80		
$+I_{IN}$	Input Leakage Current				10	µA	V_{DD} > 9.4V
V_{TH}	V_{DD} Pre-regulator Turn-off Threshold Voltage		8.0	8.7	9.4	V	I_{PREREG} = 10µA
V_{LOCK}	Undervoltage Lockout		7.0	8.1	8.9	V	
Supply							
I_{DD}	Supply Current			0.75	1.0	mA	C_L < 75pF
I_Q	Quiescent Supply Current			0.55		mA	$\overline{\text{Shutdown}}$ = $-V_{IN}$
I_{BIAS}	Nominal Bias Current			20		µA	
V_{DD}	Operating Range		9.0		13.5	V	
Shutdown Logic							
t_{SD}	$\overline{\text{Shutdown}}$ Delay[1]			50	100	ns	C_L = 500pF, V_{SENSE} = $-V_{IN}$
t_{SW}	$\overline{\text{Shutdown}}$ Pulse Width[1]		50			ns	
t_{RW}	RESET Pulse Width[1]		50			ns	
t_{LW}	Latching Pulse Width[1]		25			ns	$\overline{\text{Shutdown}}$ and reset low
V_{IL}	Input Low Voltage				2.0	V	
V_{IH}	Input High Voltage		7.0			V	
I_{IH}	Input Current, Input Voltage High			1	5	µA	V_{IN} = V_{DD}
I_{IL}	Input Current, Input Voltage Low			-25	-35	µA	V_{IN} = 0V
Output							
V_{OH}	Output High Voltage	HV9110/11/13	V_{DD} -0.25			V	I_{OUT} = 10mA
		HV9112	V_{DD} -0.3				
		HV9110/11/13	V_{DD} -0.3				I_{OUT} = 10mA, T_A = -55°C to 125°C
V_{OL}	Output Low Voltage	All			0.2	V	I_{OUT} = -10mA
		HV9110/11/13			0.3		I_{OUT} = -10mA, T_A = -55°C to 125°C
R_{OUT}	Output Resistance	Pull Up		15	25	Ω	I_{OUT} = ±10mA
		Pull Down		8	20		
		Pull Up		20	30	Ω	I_{OUT} = ±10mA,
		Pull Down		10	30		T_A = -55°C to 125°C
t_R	Rise Time[1]			30	75	ns	C_L = 500pF
t_F	Fall Time[1]			20	75	ns	C_L = 500pF

Note:

1. Guaranteed by design. Not subject to production test.

Truth Table

$\overline{\text{Shutdown}}$	Reset	Output
H	H	Normal Operation
H	H → L	Normal Operation, No Change
L	H	Off, Not Latched
L	L	Off, Latched
L → H	L	Off, Latched, No Change

Shutdown Timing Waveforms



Functional Block Diagram



Typical Performance Curves

Fig. 1



Fig. 2



Fig. 3



Fig. 4



Fig. 5



Fig. 6



Test Circuits

Error Amp Z_{OUT}



PSRR



NOTE: Set Feedback Voltage so that
$V_{COMP} = V_{DIVIDE} \pm 1mV$ before connecting transformer

Detailed Description

Preregulator

The preregulator/startup circuit for the HV911X consists of a high-voltage n-channel depletion-mode DMOS transistor driven by an error amplifier to form a variable current path between the V_{IN} terminal and the V_{DD} terminal. Maximum current (about 20 mA) occurs when $V_{DD} = 0$, with current reducing as V_{DD} rises. This path shuts off altogether when V_{DD} rises to somewhere between 7.8 and 9.4V, so that if V_{DD} is held at 10 or 12V by an external source (generally the supply the chip is controlling) no current other than leakage is drawn through the high voltage transistor. This minimizes dissipation.

An external capacitor between V_{DD} and V_{SS} is generally required to store energy used by the chip in the time between shutoff of the high voltage path and the V_{DD} supply's output rising enough to take over powering the chip. This capacitor should have a value of 100X or more the *effective* gate capacitance of the MOSFET being driven, i.e.,

$C_{storage} \geq 100$ x (gate charge of FET at 10V ÷ 10V)

as well as very good high frequency characteristics. Stacked polyester or ceramic caps work well. Electrolytics capacitors are generally not suitable.

A common resistor divider string is used to monitor V_{DD} for both the undervoltage lockout circuit and the shutoff circuit of the high voltage FET. Setting the undervoltage sense point about 0.6V lower on the string than the FET shutoff point guarantees that the undervoltage lockout always releases before the FET shuts off.

Bias Circuit

An external bias resistor, connected between the bias pin and V_{SS} is required by the HV911X to set currents in a series of current mirrors used by the analog sections of the chip. Nominal external bias current requirement is 15 to 20µA, which can be set by a 390KΩ to 510KΩ resistor if a 10V V_{DD} is used, or a 510kΩ to 680KΩ resistor if V_{DD} will be 12V. A precision resistor is *not* required; ± 5% is fine.

Clock Oscillator

The clock oscillator of the HV911X consists of a ring of CMOS inverters, timing capacitors, a capacitor discharge FET, and, in the 50% maximum duty cycle versions, a frequency dividing flip-flop. A single external resistor between the OSC In and OSC Out pins is required to set oscillator frequency (see graph). For the 50% maximum duty cycle versions the Discharge pin is normally connected to V_{SS} (ground). For the 99% duty cycle version, Discharge can either be connected to V_{SS} directly or connected to V_{SS} through a resistor used to set a deadtime.

One difference exists between the Supertex HV911X and competitive 911X's: The oscillator is shut off when a shutoff command is received. This saves about 150µA of quiescent current, which aids in the construction of power supplies to meet CCITT specification I-430, and in other situations where an absolute minimum of quiescent power dissipation is required.

Reference

The Reference of the HV911X consists of a stable bandgap reference followed by a buffer amplifier which scales the voltage up to approximately 4.0V. The scaling resistors of the reference buffer amplifier are trimmed during manufacture so that the output of the error amplifier when connected in a gain of –1 configuration is as close to 4.000V as possible. This nulls out any input offset of the error amplifier. As a consequence, even though the observed reference voltage of a specific part may not be exactly 4V, the feedback voltage required for proper regulation will be.

A ≈50KΩ resistor is placed internally between the output of the reference buffer amplifier and the circuitry it feeds (reference output pin and non-inverting input to the error amplifier). This allows overriding the internal reference with a low-impedance voltage source ≤6V. Using an external reference reinstates the input offset voltage of the error amplifier, and its effect of the exact value of feedback voltage required. In general, because the reference voltage of the Supertex HV911X is not noisy, as some previous examples have been, overriding the reference should seldom be necessary.

Because the reference of the 911X is a high impedance node, and usually there will be significant electrical noise near it, a bypass capacitor between the reference pin and V_{SS} is strongly recommended. The reference buffer amplifier is intentionally compensated to be stable with a capacitive load of 0.01 to 0.1µF.

Detailed Description (continued)

Error Amplifier

The error amplifier in the HV911X is a true low-power differential input operational amplifier intended for around-the-amplifier compensation. It is of mixed CMOS-bipolar construction: A PMOS input stage is used so the common-mode range includes ground and the input impedance is very high. This is followed by bipolar gain stages which provide high gain without the electrical noise of all-MOS amplifiers. The amplifier is unity-gain stable.

Current Sense Comparators

The HV911X uses a true dual comparator system with independent comparators for modulation and current limiting. This allows the designer greater latitude in compensation design, as there are no clamps (except ESD protection) on the compensation pin. Like the error amplifier, the comparators are of low-noise BiCMOS construction.

Remote Shutdown

The shutdown and reset pins of the 911X can be used to perform either latching or non-latching shutdown of a converter as required. These pins have internal current source pull-ups so they can be driven from open-drain logic. When not used they should be left open, or connected to V_{DD}.

Output Buffer

The output buffer of the HV911X is of standard CMOS construction (P-channel pull-up, N-channel pull-down). Thus the body-drain diodes of the output stage can be used for spike clipping if necessary, and external Schottky diode clamping of the output is not required.

Pinout



14 Pin SOIC/DIP Package



20-pin PJ Package
top view

Supertex inc.

Advanced Information

High-Voltage Current-Mode PWM Controller

Ordering Information

$+V_{IN}$		Feedback Accuracy	Max Duty Cycle	Package Options			
Min	Max			14 Pin Plastic DIP	14 Pin Ceramic DIP	14 Pin Narrow Body SOIC	DICE
15V	200V	±1.5%	49%	HV9114P	HV9114C	HV9114NG	HV9114X

Standard temperature range for all parts is industrial (-40° to +85°C). For military temperature range parts (-55° to +125°C) contact factory.

Features

- ☐ Latched $\overline{\text{SHUTDOWN}}$
- ☐ 15 to 200V input range
- ☐ Current-mode control
- ☐ High efficiency
- ☐ Up to 2MHz internal oscillator
- ☐ Internal start-up circuit
- ☐ Low internal noise
- ☐ Soft start
- ☐ 1.5MHz error amp

Applications

- ☐ DC/DC converters
- ☐ Distributed power systems
- ☐ ISDN equipment
- ☐ PBX systems
- ☐ Modems

General Description

The Supertex HV9114 is a BiCMOS/DMOS single-output, pulse width modulator IC intended for use in high-speed high-efficiency switchmode power supplies. It provides all the functions necessary to implement a single-switch current-mode PWM, in any topology, with a minimum of external parts.

Because it utilizes Supertex's proprietary BiCMOS/DMOS technology, it requires less than one tenth of the operating power of conventional bipolar PWM ICs, and can operate at more than twice their switching frequency. Dynamic range for regulation is also increased, to approximately 8 times that of similar bipolar parts. It starts directly from any DC input voltages between 15 and 200VDC, requiring no external power resistor. The output stage is push-pull CMOS and thus requires no clamping diodes for protection, even when significant lead length exists between the output and the external MOSFET. The clock frequency is set with an external resistor and capacitor.

Accessory functions are included to permit fast remote shutdown (latching or nonlatching) and undervoltage shutdown.

For similar ICs intended to operate directly from up to 450VDC input, please consult the data sheet for the HV9120/9123.

Absolute Maximum Ratings*

$+V_{IN}$, Input Voltage	200VDC
V_{DD}, Logic Voltage	15.5VDC
Logic Input Voltage	-0.3V to V_{DD}+0.3V
Storage Temperature	-65°C to 150°C
Power Dissipation, SOIC	750mW
Power Dissipation, Plastic DIP	1000mW
Power Dissipation, Ceramic DIP	1000mW

*All voltages reference to $-V_{IN}$.

Electrical Characteristics

(Unless otherwise specified, V_{DD} = 10V, $-V_{IN}$ = 0V oscillator disabled.)

Symbol	Parameters	Min	Typ	Max	Unit	Conditions
Reference						
V_{REF}	Output Voltage	3.94	4.00	4.06	V	OSC, T_A = 25°C
		3.88	4.00	4.12	V	OSC disabled over voltage and temperature ranges
I_{SHORT}	Short Circuit Current		-15	-5	ma	$V_{REF} = -V_{IN}$
$\Delta V_R/\Delta I_R$	Load Regulation		3	40	mV	I_{REF} = 0 to -3ma
Oscillator						
f_{OSC}	Initial Accuracy[2]	90	100	110	KHz	R_{OSC} = 374KΩ, C_{OSC} = 200pF
		450	500	550		R_{OSC} = 133KΩ, C_{OSC} = 100pF
Δf/f	Voltage Stability		1	2%	%	R_{OSC} = 133KΩ, C_{OSC} = 100pF [f(13.5V) - f(9.5V)]/f(9.5V)
OSC T_C	Temperature Coefficient		200	500	ppm/°C	T_A = -40°C to 85°C, f_{OSC} = 100KHz
I_{SYNC}(S)	Sync Output Current (Slave Mode)		±1	±500	µa	$V_{ROSC} = V_{DD}$
I_{SYNC}(M)	Sync Output Current (Master Mode)	±1.0	±3.0		ma	$V_{ROSC} \leq 5V$
PWM						
D_{MAX}	Maximum Duty Cycle	49.0	49.4	49.6	%	
D_{MIN}	Deadtime		225		nsec	
	Minimum Duty Cycle			0	%	
	Minimum Pulse Width Before Pulse Drops Out[1]		80	125	nsec	
Current Limit						
V_{SENSE}	Current Limit Threshold Voltage	1.15	1.23	1.30	V	V_{FB} = 0V, NI = V_{REF}
t_d	Current Limit Delay to Output		70	100	ns	V_{SENSE} = 1.5V, $V_{COMP} \leq 2.0V$ (See figure 1)
Error Amplifier ($C_{OSC} = -V_{IN}$)						
V_{FB}	Feedback Voltage	3.94	4.00	4.06		V_{FB} Shorted to Comp
I_{IN}	Input Bias Current		±25	±200	nA	V_{FB} = 5.0V, NI = V_{REF}
V_{OS}	Input Offset Voltage		±5	±25	mV	
A_{VOL}	Open Loop Voltage Gain[1]	65	88		dB	
GB	Unity Gain Bandwidth[1]	1.5	2.3		MHz	
PSRR	Power Supply Rejection	50	88		dB	$9.5 \leq V_{DD} \leq 13.5V$
I_{SOURCE}	Output Source Current		-2.0	-1.0	mA	V_{FB} = 3.5V, NI = V_{REF}
I_{SINK}	Output Sink Current	1.0	4.0		mA	V_{FB} = 4.5V, NI = V_{REF}

Notes:

1. Guaranteed by design. Not subject to production test.
2. Stray C on OSC IN pin must be ≤5pF.

Electrical Characteristics (continued)

(Unless otherwise specified, V_{DD} = 10V, $-V_{IN}$ = 0V, oscillator disabled)

Symbol	Parameters	Min	Typ	Max	Unit	Conditions
Pre-regulator/Startup						
I_{IN}	Input Leakage Current		1	10	µA	$+V_{IN}$ = 200V, $V_{DD} \geq$ 10V
I_{START}	Pre-regulator Start-up Current	8	20		ma	$+V_{IN}$ = 48V, tpw ≤ 300µs $V_{DD} = V_{UVLO}$
V_{PR}	V_{DD} Pre-regulator Voltage	8.8	9.1	9.4	V	V_{IN} = 48V
V_{DELTA}	$V_{PR} - V_{UVLO}$ (turn-on)	0.1	0.2	0.7	V	
V_{HYST}	Undervoltage Lockout Hysteresis	0.18	0.3	0.4	V	
Supply						
I_{DD}	Supply Current		1.3	2.5	mA	$C_L \leq$ 50pF, f_{OSC} = 100KHz
			1.8	3.0		$C_L \leq$ 50pF, f_{OSC} = 500KHz
V_{DD}	Operating Range	9.5		13.5	V	
Shutdown Logic						
V_{SD}	$\overline{\text{Shutdown}}$ Logic Threshold		2.5	0.5	V	
t_{SD}	$\overline{\text{Shutdown}}$ Delay to Latched Output		0.30	1.0	µs	See figure 2
I_{SD}	$\overline{\text{Shutdown}}$ Pull-up Current	12	17	30	µA	V_{SD} = 0V
I_{SS}	Soft-start Current	12	17	30	µA	
$V_{SS(off)}$	Output Inhibit Voltage		1.7	0.5	V	Soft-start to disable driver output
Output						
V_{OH}	Output High Voltage	9.85	9.9		V	I_{OUT} = 10mA
V_{OL}	Output Low Voltage		0.05	0.15	V	I_{OUT} = -10mA
I_{SOURCE}	Peak Output Current		400	200	mA	V_{OUT} = 0V
I_{SINK}	Peak Output Current	-500	-700		mA	$V_{OUT} = V_{DD}$

Note:

1. Guaranteed by design. Not subject to production test.
2. Stray C on OSC in pin must be ≤ 5pF.

Shutdown Timing Waveforms



Figure 1



Figure 2

Functional Block Diagram



Detailed Description

Preregulator

The preregulator/startup circuit for the HV9114 consists of a high-voltage N-channel depletion-mode DMOS transistor driven by an error amplifier to form a variable current path between the V_{IN} terminal and the V_{DD} terminal. Maximum current (about 20 mA) occurs when $V_{DD} = 0$, with current reducing as V_{DD} rises. This path shuts off altogether when V_{DD} rises to somewhere between 8.8 and 9.4V, so that if V_{DD} is held at 10 or 12V by an external source (generally the supply the chip is controlling) no current other than leakage is drawn through the high voltage transistor. This minimizes dissipation.

An external capacitor between V_{DD} and V_{SS} is generally required to store energy used by the chip in the time between shutoff of the high voltage path and the V_{DD} supply's output rising enough to take over powering the chip. This capacitor should have a value of 100X or more the *effective* gate capacitance of the MOSFET being driven, i.e.,

$C_{storage} \geq 100$ x (gate charge of FET at 10V ÷ 10V)

as well as very good high frequency characteristics. Stacked polyester or ceramic caps work well. Electrolytics capacitors are generally not suitable.

A common resistor divider string is used to monitor V_{DD} for both the undervoltage lockout circuit and the shutoff circuit of the high voltage FET. Setting the undervoltage sense point about 0.6V lower on the string than the FET shutoff point guarantees that the undervoltage lockout always releases before the FET shuts off.

Clock Oscillator

The clock oscillator of the HV9114 consists of a ring of CMOS inverters, and a frequency dividing flip-flop. a single external resistor and capacitor are required to set oscillator frequency.

Reference

The Reference of the HV9114 consists of a stable bandgap reference followed by a buffer amplifier which scales the voltage up to approximately 4.0V. The scaling resistors of the reference buffer amplifier are trimmed during manufacture so that the output of the error amplifier when connected in a gain of 1 configuration is as close to 4.000V as possible. This nulls out any input offset of the error amplifier. As a consequence, even though the observed reference voltage of a specific part may not be exactly 4V, the feedback voltage required for proper regulation will be.

Error Amplifier

The error amplifier in the HV9114 is a true low-power differential input operational amplifier intended for around-the-amplifier compensation. It is of mixed CMOS-bipolar construction: A PMOS input stage is used so the common-mode range includes ground and the input impedance is very high. This is followed by bipolar gain stages which provide high gain without the electrical noise of all-MOS amplifiers. The amplifier is unity-gain stable.

Current Sense Comparators

The HV9114 uses a true dual comparator system with independent comparators for modulation and current limiting. This allows the designer greater latitude in compensation design, as there are no clamps (except ESD protection) on the compensation pin. Like the error amplifier, the comparators are of low-noise BiCMOS construction.

Shutdown

The shutdown pin of the HV9114 can be used to perform either latching or non-latching shutdown of a converter as required. These pins have internal current source pull-ups so they can be driven from open-drain logic. When not used they should be left open, or connected to V_{DD}.

Output Buffer

The output buffer of the HV9114 is of standard CMOS construction (P-channel pull-up, N-channel pull-down). Thus the body-drain diodes of the output stage can be used for spike clipping if necessary, and external Schottky diode clamping of the output is not required.

Pinout



14 Pin SOIC/DIP Package

High-Voltage Current-Mode PWM Controller

Ordering Information

$+V_{IN}$		Feedback Accuracy	Max Duty Cycle	Package Options				
Min	Max			16 Pin Ceramic DIP	16 Pin Plastic DIP	16 Pin SOIC	20 Pin Plastic PLCC	DICE
10V	450V	<±2%	49%	HV9120C	HV9120P	HV9120NG	HV9120PJ	HV9120X
10V	450V	<±2%	99%	HV9123C	HV9123P	HV9123NG	HV9123PJ	HV9123X

Standard temperature range for all parts is industrial (-40° to +85°C).
For military temperature range parts (-55° to +125°C) contact factory.

Features

- ☐ 10 to 450V input acceptance range
- ☐ <1mA supply current
- ☐ >1MHz clock
- ☐ >20:1 dynamic range @ 500KHz
- ☐ Low internal noise

Applications

- ☐ Off-line high frequency power supplies
- ☐ Universal input power supplies
- ☐ High density power supplies
- ☐ Very high efficiency power supplies
- ☐ Extra wide load range power supplies

Absolute Maximum Ratings

Voltages are referenced to $-V_{IN}$

$+V_{IN}$ Input Voltage	450V
V_{DD} Device Supply Voltage	15.5V
Logic Input Voltages	-0.3 to V_{DD} + 0.3V
Linear Input Voltages	-0.3 to V_{DD} + 0.3V
I_{IN} Preregulator Input Current (continuous)	2.5mA
T_j Operating Junction Temperature	150° C
Storage Temperature	-65°C to 150°C
Power Dissipation, PDIP	1000mW
Power Dissipation, Ceramic DIP	1000mW
Power Dissipation PLCC	1400mW
Power Dissipation SOIC	900mW

General Description

The Supertex HV9120 and HV9123 are Switch Mode Power Supply (SMPS) controller subsystems that can start and run directly from almost any DC input, from a 12V battery to a rectified and filtered 240V AC line. They contain all the elements required to build a single-switch converter except for the switch, magnetic assembly, output rectifier(s) and filter(s).

A unique input circuit allows the 912x to self-start directly from a high voltage input, and subsequently take the power to operate from one of the outputs of the converter it is controlling, allowing very efficient operation while maintaining input-to-output galvanic isolation limited in voltage only by the insulation system of the associated magnetic assembly. A ±2% internal bandgap reference, internal operational amplifier, very high speed comparator, and output buffer allow production of rugged, high performance, high efficiency power supplies of 50 watts or more, which can still be over 80% efficient at outputs of 1W or less. The wide dynamic range of the controller system allows designs with extremely wide line and load variations with much less difficulty and much higher efficiency than usual. The exceptionally wide input voltage acceptance range also allows much better usage of energy stored in input dropout capacitors than with other PWM ICs. Remote on/off controls allow either latching or nonlatching remote shutdown. During shutdown, power required is under 6mW.

Electrical Characteristics

(Unless otherwise specified, V_{DD} = 10V, $+V_{IN}$ = 48V, Discharge = $-V_{IN}$ = OV, R_{BIAS} = 390KΩ, R_{OSC} = 330KΩ,T_A = 25°C.)

Symbol	Parameters	Min	Typ	Max	Unit	Conditions
Reference						
V_{REF}	Output Voltage	3.92	4.00	4.08	V	R_L = 10MΩ
		3.84	4.00	4.16		R_L = 10MΩ, T_A = -55°C to 125°C
Z_{OUT}	Output Impedance[1]	15	30	45	KΩ	
I_{SHORT}	Short Circuit Current		125	250	µA	V_{REF} = $-V_{IN}$
ΔV_{REF}	Change in V_{REF} with Temperature[1]		0.25		mV/°C	T_A = -55°C to 125°C
Oscillator						
f_{MAX}	Oscillator Frequency	1	3.0		MHz	R_{OSC} = 0Ω
f_{OSC}	Initial Accuracy[2]	80	100	120	KHz	R_{OSC} = 330KΩ
		160	200	240		R_{OSC} = 150KΩ
	Voltage Stability			15	%	9.5V < V_{DD} <13.5V
	Temperature Coefficient[1]		170		ppm/°C	T_A = -55°C to 125°C
PWM						
D_{MAX}	Maximum Duty Cycle[1]	HV9120	49.0	49.4	49.6	%	
		HV9123	95	97	99		
D_{MIN}	Deadtime[1]	HV9123		225		nsec	
	Minimum Duty Cycle				0	%	
	Minimum Pulse Width Before Pulse Drops Out [1]			80	125	nsec	
Current Limit						
	Maximum Input Signal	1.0	1.2	1.4	V	V_{FB} = 0V
t_d	Delay to Output[1]		80	150	ns	V_{SENSE} = 1.5V, V_{COMP} ≤ 2.0V
Error Amplifier						
V_{FB}	Feedback Voltage	3.92	4.00	4.08	V	V_{FB} Shorted to Comp
I_{IN}	Input Bias Current		25	500	nA	V_{FB} = 4.0V
V_{OS}	Input Offset Voltage	nulled during trim				
A_{VOL}	Open Loop Voltage Gain[1]	60	80		dB	
GB	Unity Gain Bandwidth[1]	1.0	1.3		MHz	
Z_{OUT}	Output Impedance[1]	see fig. 1			Ω	
I_{SOURCE}	Output Source Current	-1.4	-2.0		mA	V_{FB} = 3.4V
I_{SINK}	Output Sink Current	0.12	0.15		mA	V_{FB} = 4.5V
PSRR	Power Supply Rejection[1]	see fig. 2			dB	

Notes:

1. Guaranteed by design. Not subject to production test.
2. Stray C on OSC IN pin must be ≤5pF.

Electrical Characteristics (continued)

(Unless otherwise specified, V_{DD} = 10V, $+V_{IN}$ = 48V, Discharge = $-V_{IN}$ = OV, R_{BIAS} = 390KΩ, R_{OSC} = 330KΩ,T_A = 25°C.)

Symbol	Parameters	Min	Typ	Max	Unit	Conditions
Pre-regulator/Startup						
$+V_{IN}$	Input Voltage			450	V	I_{IN} < 10μA; V_{CC} > 9.4V
$+I_{IN}$	Input Leakage Current			10	μA	V_{DD} > 9.4V
V_{TH}	V_{DD} Pre-regulator Turn-off Threshold Voltage	8.0	8.7	9.4	V	I_{PREREG} = 10μA
V_{LOCK}	Undervoltage Lockout	7.0	8.1	8.9	V	
Supply						
I_{DD}	Supply Current		0.75	1.0	mA	C_L < 75pF
I_Q	Quiescent Supply Current		0.55		mA	$\overline{\text{Shutdown}}$ = $-V_{IN}$
I_{BIAS}	Nominal Bias Current		20		μA	
V_{DD}	Operating Range	9.0		13.5	V	
Shutdown Logic						
t_{SD}	$\overline{\text{Shutdown}}$ Delay[1]		50	100	ns	C_L = 500pF, V_{SENSE} = $-V_{IN}$
t_{SW}	$\overline{\text{Shutdown}}$ Pulse Width[1]	50			ns	
t_{RW}	RESET Pulse Width[1]	50			ns	
t_{LW}	Latching Pulse Width[1]	25			ns	$\overline{\text{Shutdown}}$ and reset low
V_{IL}	Input Low Voltage			2.0	V	
V_{IH}	Input High Voltage	7.0			V	
I_{IH}	Input Current, Input Voltage High		1	5	μA	V_{IN} = V_{DD}
I_{IL}	Input Current, Input Voltage Low	-35	-25		μA	V_{IN} = 0V
Output						
V_{OH}	Output High Voltage	V_{DD} -0.25			V	I_{OUT} = 10mA
		V_{DD} -0.3				I_{OUT} = 10mA, T_A = -55°C to 125°C
V_{OL}	Output Low Voltage			0.2	V	I_{OUT} = -10mA
				0.3		I_{OUT} = -10mA, T_A = -55°C to 125°C
R_{OUT}	Output Resistance, Pull Up		15	25	Ω	I_{OUT} = ±10mA
	Pull Down		8	20		
	Pull Up		20	30	Ω	I_{OUT} = ±10mA,
	Pull Down		10	30		T_A = -55°C to 125°C
t_R	Rise Time[1]		30	75	ns	C_L = 500pF
t_F	Fall Time[1]		20	75	ns	C_L = 500pF

Note:

1. Guaranteed by design. Not subject to production test.

Truth Table

$\overline{\text{Shutdown}}$	Reset	Output
H	H	Normal Operation
H	H → L	Normal Operation, No Change
L	H	Off, Not Latched
L	L	Off, Latched
L → H	L	Off, Latched, No Change

Shutdown Timing Waveforms



Functional Block Diagram



Typical Performance Curves

Fig. 1



Fig. 2



Fig. 3



Fig. 4



Fig. 5



Fig. 6



Test Circuits





NOTE: Set Feedback Voltage so that
$V_{COMP} = V_{DIVIDE} \pm 1mV$ before connecting transformer

Detailed Description

Preregulator

The preregulator/startup circuit for the HV912x consists of a high-voltage n-channel depletion-mode DMOS transistor driven by an error amplifier to form a variable current path between the V_{IN} terminal and the V_{DD} terminal. Maximum current (about 20 mA) occurs when $V_{DD} = 0$, with current reducing as V_{DD} rises. This path shuts off altogether when V_{DD} rises to somewhere between 7.8 and 9.4V, so that if V_{DD} is held at 10 or 12V by an external source (generally the supply the chip is controlling) no current other than leakage is drawn through the high voltage transistor. This minimizes dissipation.

An external capacitor between V_{DD} and V_{SS} is generally required to store energy used by the chip in the time between shutoff of the high voltage path and the V_{DD} supply's output rising enough to take over powering the chip. This capacitor should have a value of 100X or more the *effective* gate capacitance of the MOSFET being driven, i.e.,

$C_{storage} \geq 100$ x (gate charge of FET at 10V ÷ 10V)

as well as very good high frequency characteristics. Stacked polyester or ceramic caps work well. Electrolytics capacitors are generally not suitable.

A common resistor divider string is used to monitor V_{DD} for both the undervoltage lockout circuit and the shutoff circuit of the high voltage FET. Setting the undervoltage sense point about 0.6V lower on the string than the FET shutoff point guarantees that the undervoltage lockout always releases before the FET shuts off.

Bias Circuit

An external bias resistor, connected between the bias pin and V_{SS} is required by the HV912x to set currents in a series of current mirrors used by the analog sections of the chip. Nominal external bias current requirement is 15 to 20µA, which can be set by a 390KΩ to 510KΩ resistor if a 10V V_{DD} is used, or a 510kΩ to 680KΩ resistor if V_{DD} will be 12V. A precision resistor is *not* required; ± 5% is fine.

Clock Oscillator

The clock oscillator of the HV912x consists of a ring of CMOS inverters, timing capacitors, a capacitor discharge FET, and, in the 50% maximum duty cycle versions, a frequency dividing flip-flop. A single external resistor between the OSC In and OSC Out pins is required to set oscillator frequency (see graph). For the 50% maximum duty cycle versions the Discharge pin is normally connected to V_{SS} (ground). For the 99% duty cycle version, Discharge can either be connected to V_{SS} directly or connected to V_{SS} through a resistor used to set a deadtime.

One difference exists between the Supertex HV912x and competitive 912x's: The oscillator is shut off when a shutoff command is received. This saves about 150µA of quiescent current, which aids in the construction of power supplies to meet CCITT specification I-430, and in other situations where an absolute minimum of quiescent power dissipation is required.

Reference

The Reference of the HV912x consists of a stable bandgap reference followed by a buffer amplifier which scales the voltage up to approximately 4.0V. The scaling resistors of the reference buffer amplifier are trimmed during manufacture so that the output of the error amplifier when connected in a gain of –1 configuration is as close to 4.000V as possible. This nulls out any input offset of the error amplifier. As a consequence, even though the observed reference voltage of a specific part may not be exactly 4V, the feedback voltage required for proper regulation will be.

A ≈50KΩ resistor is placed internally between the output of the reference buffer amplifier and the circuitry it feeds (reference output pin and non-inverting input to the error amplifier). This allows overriding the internal reference with a low-impedance voltage source ≤6V. Using an external reference reinstates the input offset voltage of the error amplifier, and its effect of the exact value of feedback voltage required. In general, because the reference voltage of the Supertex HV912x is not noisy, as some previous examples have been, overriding the reference should seldom be necessary.

Because the reference of the 912x is a high impedance node, and usually there will be significant electrical noise near it, a bypass capacitor between the reference pin and V_{SS} is strongly recommended. The reference buffer amplifier is intentionally compensated to be stable with a capacitive load of 0.01 to 0.1µF.

Detailed Description (continued)

Error Amplifier

The error amplifier in the HV912x is a true low-power differential input operational amplifier intended for around-the-amplifier compensation. It is of mixed CMOS-bipolar construction: A PMOS input stage is used so the common-mode range includes ground and the input impedance is very high. This is followed by bipolar gain stages which provide high gain without the electrical noise of all-MOS amplifiers. The amplifier is unity-gain stable.

Current Sense Comparators

The HV912x uses a true dual comparator system with independent comparators for modulation and current limiting. This allows the designer greater latitude in compensation design, as there are no clamps (except ESD protection) on the compensation pin. Like the error amplifier, the comparators are of low-noise BiCMOS construction.

Remote Shutdown

The shutdown and reset pins of the 912x can be used to perform either latching or non-latching shutdown of a converter as required. These pins have internal current source pull-ups so they can be driven from open-drain logic. When not used they should be left open, or connected to V_{DD}.

Output Buffer

The output buffer of the HV912x is of standard CMOS construction (P-channel pull-up, N-channel pull-down). Thus the body-drain diodes of the output stage can be used for spike clipping if necessary, and external Schottky diode clamping of the output is not required.

Pinout



16 Pin Dip Package
top view



16 Pin SOIC
top view

Note: Pins 2 and 3 are removed



20-pin PJ Package
top view

Chapter 15 – CMOS Consumer/Industrial Products

Programmable Data Coder

Ordering Information

Device	28-Pin Plastic DIP	28-Pin Plastic Quad J Lead	28-Pin SO Gullwing	Die
DC7	DC7P	DC7PJ	DC7WG	DC7X

Features

- ☐ 8 data bits (byte wide data)
- ☐ 7 address bits (128 addresses)
- ☐ Manchester phase encoding
- ☐ Transmitter/receiver in one circuit
- ☐ Schmitt trigger input for excellent noise rejection
- ☐ Built-in oscillator using non-critical RC components
- ☐ Zener diode to regulate the power supply
- ☐ Low power, high noise immunity CMOS technology
- ☐ Ability to decode original signals
- ☐ Automatic preamble generation

Applications

- ☐ Multi-port computer I/O
- ☐ Smoke & fire alarm control systems
- ☐ Pocket pagers
- ☐ Digital locks
- ☐ Theft alarm systems
- ☐ Security systems
- ☐ Digital paging systems
- ☐ Special identification code systems
- ☐ Remote sensor data acquisition systems
- ☐ Single channel digital transmission of information

General Description

The DC7 is a single monolithic chip using metal gate CMOS technology for low cost, low power, high yield and high reliability. This dual purpose circuit is capable of working either as an encoder, or decoder of its own transmission, in applications where exclusive recognition of address codes is required in addition to transmission or reception of 8 data bits. It will decode 1 of 128 address codes. In the transmit mode, this circuit is capable of generating the possible codes by connecting the Address and Data Inputs to V_{DD} or GND for a "1" or a "0". In the receive mode, this circuit is capable of decoding the transmitted signals and simultaneously making comparisons to the local address code for identification.

Absolute Maximum Ratings

Supply Voltage with respect to GND	6.4V
Operating Temperature	-40°C to +85°C
Storage Temperature	-55°C to +150°C
Zener Current	100mA

Electrical Characteristics

DC Characteristics (V_{DD} = 5.0 ± 5%; GND = 0V; T_A = 25°C)

Symbol	Parameter	Min	Typ (Note 1)	Max	Unit	Conditions
V_{IH}	Input High Voltage	V_{DD} - 0.3		V_{DD} + 0.3	V	"1" INPUT
V_{IL}	Input Low Voltage	GND - 0.3		0.3	V	"0" INPUT
I_{LKC}	Input Leakage Current		0.1	2.0	µA	V_{IN} = 5.0V for pins T/R, SDI
I_{LC}	Input Load Current	2.0	6.0	20.0	µA	V_{IN} = 5.0V for pins RS, A0 - A6, D0 - D7
V_{OH}	Output High Voltage	V_{DD} - 0.3			V	V_{DD} = 4.75V, I_{LOAD} = -100µA
V_{OL}	Output Low Voltage			0.3	V	V_{DD} = 4.75V, I_{LOAD} = 100µA
I_{OH}	Output High Current (Sourcing)	-1.0	-1.5		mA	V_{OH} = V_{DD} - 1.0V
I_{OL}	Output Low Current (Sinking)	1.0	3.0		mA	V_{OL} = 1.0V
V_Z	Zener Voltage	5.5	6.4	7.0	V	I_Z = 10µA (Note 2)
		6.0	6.7	7.5	V	I_Z = 10mA (Note 2)
C_{IN}	Input Capacitance			10	pF	(Note 2)
C_{OUT}	Output Capacitance			10	pF	(Note 2)
I_{DD}	Drain Current			10	µA	V_{DD} = 5.0V, all inputs = GND all outputs floating

Notes:
1. Typical values are those values measured in a production sample at V_{CC} = 5.0V.
2. This parameter is periodcally sampled and is not 100% tested.

AC Characteristics (V_{DD} = 5.0 ± 5%; T_A = 25°C)

Symbol	Parameter	Min	Typ (Note 1)	Max	Unit	Conditions
f_C	Clock Frequency	0		20	kHz	R = 150k, C = 100pF; Clock Period (t_C) = $1/f_c$
t_{SDI}	Start Pulse Width	500			ns	
t_{DDO}	DDO Delay from SDI		5		µs	
t_{DC}	Data Clock Pulse Width		.5t_C		sec	
t_{WORD}	Full Cycle Word Length		130t_C		sec	
R_R	Receiver Oscillator Resistor Tolerance from Transmitter Oscillator Resistor		±10		%	
C_R	Receiver Oscillator Capacitor Tolerance from Transmitter Oscillator Capacitor		±10		%	

Note:
1. Typical values are those values measured on a production sample at V_{CC} = 5.0V.

Pin Definition

Label	Pin Name	Function
GND	Ground	Supply Potential negative side.
OI	Oscillator Input	This input is to drive the oscillator and is the tie point of the timing resistor (R_T), and the timing capacitor(C_T). It also is connected through a diode to an open drain P-channel device that turns on to V_{DD} when the oscillator is being reset. This input can exceed the power supplies during normal oscillator operation.
OR	Oscillator	Provides phase feedback to the RC timing circuit through the connected timing resistor. Note: This resistor pin is driven high during oscillator reset.
OC	Oscillator Capacitor	Capacitor connection of RC timing circuit provides phased feedback from the oscillator. This pin is driven low during oscillator reset.
RS	Reset	This input pin may be used to override the data transmission cycle or to inhibit an SDI input. It clears the D/DO to a low state and resets the internal oscillator and data comparison circuits. This pin may be left open (No Connection) when not used, or driven as an input, or an external capacitor (100pF) to V_{DD} may be added for power-up reset. The reset function is activated when this input is connected to V_{DD}.
S/DI	Start/Data Input	Start/Data input is a dual function pin. It is used to start the oscillator which enables the transmission of the encoded word in the transmit mode. And, in the receive mode, this input receives the serial coded information for processing and comparison.
D/DO	Data/Decode Output	Another dual purpose pin, this pin is the encoded sequence data output in the transmit mode and becomes the decode true output in the receive mode. It indicates that the incoming code has matched the local bit data input address.
A0-A6	Address Inputs	These inputs provide the parallel address to be sequentially transmitted. In the receive mode, these inputs become the parallel local address code for comparison with the incoming data.
D0-D7	Data Bit Inputs	These inputs provide parallel data to be sequentially transmitted. In the receive mode, these inputs are not used.
SDO	Serial Data Output	This output signal is a buffered S/DI signal after going through the input Schmitt Trigger, a delay circuit, and is the same polarity as the input and can be used to chain a number of receivers together. This output can be connected to the input of an 8-bit shift register (clocked by the DC pin) in a receiver system where data is to be recovered. This output can be connected to the input of a 16-bit shift register (clocked by the DC pin) in a receiver system where address and data are to be recovered.
DRS	Data Reset Output	Data Reset can be used in the receive mode to reset an external data shift register since this signal pulse indicates that a new word has just begun processing.
DC	Data Clock Outputs	The Data Clock output may be used in a receive system since it is the recovered data sync pulses. Also, this output can be used to clock an external shift register where data is to be recovered.
DV	Data Valid Output	This output is triggered low at the start of any input and will remain low until a complete word has been processed. Note that this output simply signals that a valid word has been received and not that the code received has matched the local address code.
T/R	Transmit/ Receive	This is a control input to determine the operating mode. A logic high applied to this input puts it in the transmit mode; a logic low puts it in the receive mode.
V_{DD}	V_{DD}	Positive Supply Potential: This circuit contains an on-chip zener of approximately 6.7 volts across the supply terminals.

Block Diagrams



Operation

General

The DC7 mode of operation is controlled by the transmit/receive control input (T/R). When switched from V_{DD} to GND, the circuit will automatically change the oscillator, start/data input, and data decoder output from transmit to receive mode.

The DC7 contains an on-chip zener diode to clamp the power supply to around 6.7 volts. The circuit will operate from 4.0 volts to the zener voltage, but operation is recommended at 5 volts ± 5%, or from a regulated power supply in order to stabilize the time constants of the oscillator circuit. In order to use the on-chip zener diode, a current limiting resistor of 1K ohm or greater is required. If pull up resistors are used for the D_1 - D_{15} drivers, the resistors should be tied to a voltage no higher than that on Pin 28 or 6 volts, whichever is lower.

Output drivers are capable of sinking or sourcing 1.0mA minimum at 1.0 volt V_{DS} . All inputs are gate protected to both power supplies by internal diodes. The Address Data Inputs of the DC7 each have pull down resistors to ground so that only a "1" will have to be programmed. This allows the inputs to be programmed by using SPST switches or jumpers to V_{DD} only. The transmit/receive input does not have a pull up or pull down resistor. The start/data input also does not have a pull up or pull down resistor, but is applied to a Schmitt Trigger Input circuit to improve noise rejection.

Transmit Function

This function is selected by connecting the transmit/receive control input to V_{DD}. This enables the transmit mode and the circuit to function, as an encoder, sampling the 7 address and 8 data input pin digital information and encoding this parallel data in NRZ format, combining it with the clock in Manchester Code (Phase Encoded) and presenting it to the D/DO pin for transmission (usually to another DC device used as the decoder circuit). The encoder will transmit the serial data each time the start/data input is activated.

This encoded data word is transmitted in 2 parts. The first part is the preamble information which is a series of 12 "1"s and then a space indicating that the encoded data is to follow. This preamble information is intended to be used to synchronize a phase locked loop at the receiver or used as a setting time for receivers that have automatic gain control. The second part contains the 7 bits of address and 8 bits of data.

Receive Function

The receive mode is selected by connecting the transmit/receive control input to ground. In this mode the circuit will work as a decoder receiving the serial data in Manchester Encoded format and recovering the clock. The incoming data is converted to a 15-bit serial word. It is compared with the local address word by sampling the address inputs (7-bits). These bits are usually programmed to the expected address that will be decoded. If the two address words match, the decoded output will go to a logic "1" state, but if the two do not match the decoded output will stay low. Also, if the words do not match but the bit stream was valid (i.e., 15-bits of proper timing) then only the output valid signal will go high. If at any time the bit sequence has the wrong timing, the local oscillator and internal comparison circuits will be reset and any new input pulses will be recognized as a new bit stream. Therefore, as with the receiver processing of the preamble information, the 12-bits will be recognized. But, during the 13th interval where no bit transition occurs, the circuit times out and awaits the start bit of the address and data sequence.

The DC7 will only compare the first 7 bits and ignore the state of the last 8- bits — that is, 128 distinct address codes with 8 bits that may be used for data transmission.

Transmit and Receive Address and Data Patterns

DC7 to DC7



Transmitted Bit Sequence

1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
	A0						A6	D0							D7

Received Address Code

1	X	X	X	X	X	X	X	D	D	D	D	D	D	D	D
	A0						A6	D0							D7

Note: Bit Sequence Code Format
X = Programmable
0 = Hardwired Internally Zero
1 = Hardwired Internally One
D = Don't Care in Receive Mode (Data)

When unused, the DV, DC, DRS and SDO pins should be left floating and **must not** be tied to either a power supply or to ground.

Typical Application



The circuit shown above demonstrates the use of the DC7 where both the data and address bits can be transmitted from one location to another and both the data and address bits of the transmitter recovered. In an application where only the data is to be recovered and a special address assigned to the receiver, the D/DO signal should be connected to the 4094 and only the top 4094 used. In a system where all incoming data and addresses are to be decoded, the DV signal would be connected to both 4094's as shown.

Timing Diagram – Transmit Mode



Total Time Required for Transmission of One Sequence = (DRS – 4Tc) =130Tc

$$Tc = \frac{1}{\text{Clock Frequency}}$$

Timing Diagram – Receive Mode



$$Tc = \frac{1}{\text{Clock Frequency}}$$

Typical Performance Curves (T_A = 25°C unless otherwise noted)

I_{OL} vs V_{DD} vs D_{OL}



I_{OH} vs V_{DD} vs V_{OH}



SDI Input
V_{IL}/V_{IH} vs V_{DD}



Operating Frequency vs V_{DD}



I_{DD} vs V_{DD}



Pin Configuration



top view

28-pin DIP and 28-pin SOW



top view

28-pin J-Lead Package

Programmable Encoder/Decoder

Ordering Information

Device	Package			
	Plastic DIP (#Pins)	J-Lead PLCC (# pins)	Plastic SOW Gullwing (# pins)	Die
ED5	ED5P (18)	—	—	—
ED9	ED9P (18)	—	ED9WG (20)	—
ED10	—	—	ED10WG (20)	—
ED11	ED11P (28)	—	ED11WG (28)	—
ED15	ED15P (28)	ED15PJ (28)	ED15WG (28)	ED15X

Features

- ☐ Manchester phase encoding
- ☐ Encoder/decoder in one circuit
- ☐ Schmitt Trigger Input for excellent noise rejection
- ☐ Built-in oscillator using non-critical RC components
- ☐ Zener diode to regulate the power supply
- ☐ Low power, high noise immunity CMOS technology
- ☐ Ability to decode original signals
- ☐ Automatic preamble generation

Applications

- ☐ Smoke & fire alarm control systems
- ☐ Security systems
- ☐ Theft alarm systems
- ☐ Digital locks
- ☐ Digital paging systems
- ☐ Garage door openers
- ☐ Systems that require a special identification code
- ☐ Pocket pagers
- ☐ Recognition or transmission

General Description

The ED series is a single monolithic chip using metal-gate CMOS technology for low cost, low power, high yield and high reliability. It is a dual purpose circuit, capable of working either as an encoder, or as decoder of its own transmissions, in applications where exclusive recognition of a special code is required. It will decode up to1 of 32,768 codes. In the transmit mode, each circuit is capable of generating the possible codes by connecting the Data Inputs to V_{DD} or GND for a "1" or a "0". In the receive mode, each circuit is capable of decoding the transmitted signal and simultaneously making a comparison to the local address code for identification.

i5

Absolute Maximum Ratings

Supply Voltage with respect to GND	6.4V
Operating Temperature	-40°C to +85°C
Storage Temperature	-55°C to +150°C
Zener Current	100mA

Electrical Characteristics

DC Characteristics (V_{DD} = 5.0 ± 5%; GND = 0V; T_A = 25°C)

Symbol	Parameter	Min	Typ Note 1	Max	Unit	Conditions
V_{IH}	Input High Voltage	V_{DD} - 0.3		V_{DD} + 0.3	V	"1" INPUT
V_{IL}	Input Low Voltage	GND- 0.3		0.3	V	"0" INPUT
I_{LKC}	Input Leakage Current		0.1	2.0	µA	V_{IN} = 5.0V for pins T/R, SDI
I_{LC}	Input Load Current	2.0	6.0	20.0	µA	V_{IN} = 5.0V for pins RS, D1-D15
V_{OH}	Output High Voltage	V_{DD} - 0.3			V	V_{DD} = 4.75V, I_{LOAD} = -100µA
V_{OL}	Output Low Voltage			0.3	V	V_{DD} = 4.75V, I_{LOAD} = 100µA
I_{OH}	Output High Current (Sourcing)	-1.0	-1.5		mA	V_{OH} = V_{DD} - 1.0V
I_{OL}	Output Low Current (Sinking)	1.0	3.0		mA	V_{OL} = 1.0V
V_Z	Zener Voltage	5.5	6.4	7.0	V	I_Z = 10µA (Note 2)
		6.0	6.7	7.5	V	I_Z = 10mA (Note 2)
C_{IN}	Input Capacitance			10	pF	(Note 2)
C_{OUT}	Output Capacitance			10	pF	(Note 2)
I_{DD}	Drain Current			10	µA	V_{DD} = 5.0V, all inputs = GND all outputs floating

Notes:

1. Typical values are those values measured in a production sample at V_{CC} = 5.0V.
2 This parameter is periodcally sampled and is not 100% tested.

AC Characteristics (V_{DD} = 5.0 ± 5%; T_A = 25°C)

Symbol	Parameter	Min	Typ Note1	Max	Unit	Conditions
f_c	Clock Frequency	0		20	kHz	R= 150k, C= 100pF; Clock Period (t_c)=1/f_C
t_{SDI}	Start Pulse Width	500			ns	
t_{DDO}	DDO Delay from SDI		5		µs	
t_{DC}	Data Clock Pulse Width		.5t_C		sec	
t_{WORD}	Full Cycle Word Length		130t_C		sec	
R_R	Receiver Oscillator Resistor Tolerance from Transmitter Oscillator Resistor		±10		%	
C_R	Receiver Oscillator Capacitor Tolerance from Transmitter Oscillator Capacitor		±10		%	

Note 1: Typical values are those values measured on a production sample at V_{CC} = 5.0V.

Pin Definition

Label	Pin Name	Function
GND	Ground	Supply Potential negative side.
OI	Oscillator Input	This input is to drive the oscillator and is the tie point of the timing resistor (R_T), and the timing capacitor (C_T). It also is connected through a diode to an open drain P-channel device that turns on to V_{DD} when the oscillator is being reset. This input can exceed the power supplies and does during normal oscillator operation.
OR	Oscillator Resistor	Provides phase feedback to the RC timing circuit through the connected timing resistor. Note: This pin is driven high during oscillator reset.
OC	Oscillator Capacitor	Capacitor connection of RC timing circuit provides phased feedback from the oscillator. This pin is driven low during oscillator reset.

RS	Reset Input	This input pin may be used to override the data transmission cycle or to inhibit an SDI input. It clears the D/DO to a low state and resets the internal oscillator and data comparison circuits. This pin may be left open (No Connection) when not used, or driven as an input, or an external capacitor (100pf) to V_{DD} may be added for power-up reset. The Reset function is activated when this input is connected to V_{DD}.
S/DI	Start/Data Input	Start/Data input is a dual function pin. It is used to start the oscillator which enables the transmission of the encoded word in the transmit mode. And in the receive mode, this input receives the serial coded information for processing and comparison.
D/DO	Data/Decode Output	Another dual purpose pin, this pin is the encoded sequence data output in the transmit mode and becomes the decode true output in the receive mode. It indicates that the incoming code has matched the local bit data input address.
D1-D15	Data Bit Inputs	These Inputs provide parallel input data to be sequentially transmitted. The 18-pin package options have some pins omitted and hence these data positions will have logical zeros transmitted. In the receive mode, these inputs become the parallel local address code for comparison with the incoming data. Note that with the ED11 and ED5 options, the data bits 11-15 are not used in the comparison when in the receive mode.
SDO	Serial Data Output	This output signal is a buffered S/DI signal after going through the input Schmitt Trigger, a delay circuit, and is the same polarity as the input and can be used to chain a number of receivers together. This output can be connected to the input of a 16-bit shift register (clocked by the DC pin) in a receiver system where data is to be recovered regardless of its comparison to a preset address word.
DRS	Data Reset Output	Data Reset can be used in the receive mode to reset an external data shift register since this Output signal pulse indicates that a new word has just begun processing.
DC	Data Clock Output	The Data Clock output may be used in a receive system since it is the recovered data sync pulses. Also, this output can be used to clock an external shift register where data is to be recovered.
DV	Data Valid Output	This output is triggered low at the start of any input and will remain low until a complete word has been processed. Note that this output simply signals that a valid word has been received and not that the code received has matched the local address code.
T/R	Transmit/ Receive	This is a control input to determine the operating mode. A logic high applied to this input puts it in the transmit mode; a logic low puts it in the receive mode.
V_{DD}	V_{DD}	Positive Supply Potential: This circuit contains an on-chip zener of approximately 6.7 volts across the supply terminals.

Operation

ED15 General Description

The ED15 mode of operation is controlled by the Transmit/ Receive control input (T/R). When switched from V_{DD} to GND, the circuit will automatically change the oscillator, Start/Data input, and Data/Decoder Output from Transmit to Receive mode.

The circuit contains an on-chip zener diode to clamp the power supply to around 6.7 volts. The circuit will operate from 4.0 volts to the zener voltage, but operation is recommended at 5 volts ± 5% in order to stabilize the time constants of the oscillator circuit. In order to use the on-chip zener diode, a current limiting resistor of 1K ohm or greater is required. If pull up resistors are used for the D_1 - D_{15} drives, the resistors should be tied to a voltage no higher than that on Pin 28 or 6 volts, whichever is lower.

Output drivers are capable of sinking or sourcing 1.0 mA minimum at 1.0 volt V_{DS}. All inputs are gate protected to both power supplies by internal diodes. The Data Inputs each have pull down resistors to ground so that only a "1" will have to be programmed. This allows the inputs to be programmed by using SPST switches or jumpers to V_{DD} only. The Transmit/Receive input does not have a pull up or pull down resistor. The Start/Data Input also does not have a pull up or pull down resistor, but is applied to a Schmitt Trigger Input circuit to improve noise rejection.

Encoder Function

This function is selected by connecting the Transmit/Receive control input to V_{DD}. This enables the Transmit mode and the circuit to function as an encoder, sampling the 15 Data Input pins' digital information and encoding this parallel data in NRZ format, combining it with the clock in Manchester Code (Phase Encoded), and presenting it to the D/DO pin for transmission (usually to another ED device used as the decoder circuit). The encoder will transmit the serial data each time the Start/Data input is activated.

This encoded Data word is transmitted in 2 parts. The first part is the preamble information which is a series of 12 "1's", then a space indicating that the encoded Data is to follow. This preamble information is intended to be used to synchronize a phase locked loop at the receiver or used as a setting time for receivers that have automatic gain control. The second part contains the 15 bits of addresses and/or controls.

Block Diagrams

TRANSMITTER



RECEIVER



Decoder Function

The receive mode is selected by connecting the Transmit/Receive control input to ground. In this mode the circuit will work as a decoder, receiving the serial data in Manchester Encoded format and recovering the clock. The incoming data is converted to a 15-bit serial word. It is compared with the local data word by sampling the Data Inputs (15-bits). These bits are usually programmed to the expected Data that will be decoded. If the two data words match, the decoded output will become logic "1" state, but if the two words do not match the decoded output will stay low. Also, if the words do not match but the bit stream was valid (i.e., 15-bits of proper timing) then only the output valid signal will go high. If at any time the bit sequence has the wrong timing, the local oscillator and internal comparison circuits will be reset and any new input pulses will be recognized as a new bit stream. Therefore, as with the receiver processing of the preamble information, the 12 bits will be recognized. But during the 13th interval where no bit transition occurs, the circuit times out and awaits the start bit of the data sequence.

ED5 Option

The 18-pin packaging option of the ED11 die is called ED5. In the transmit mode it is only capable of 5 bits of programmable code. All the other bits are held at zero. But in the receive mode, the circuit has the five (32) unlock code bits plus the last four transparent bits of the ED11. The ED5 also supplies the necessary output signals to process the 4 bits of control data.

ED9 Option

The ED9 is an 18-pin packaging of the ED15 die. The operation and function of this circuit is the same as the ED15; the only difference being the available pins. In the transmit mode the circuit is only capable of encoding 9 bits of data, the other 6 bits are not programmable and remain zeros. The pin configuration also drops DV, DC, DRS, and SDO such that the circuit can now only respond to a data match condition on the only output, #D/DO. In the receive mode the circuit can decode the same 9 bits of data, enabling up to 512 possible addresses.

ED10 Option

The ED10 is an ED9 in the 20-pin package. The 2 additional pins are one more data pin (hence ED10) and the DRS pin. The latter is useful for multiple transmissions as shown in the Figures below. This can lead to more reliable reception in some circumstances.

ED11 Option

The ED11 differs from the ED15 in that in the receive mode the ED11 will only compare the first 11 bits and ignore the state of the last 4 bits; that is, 2048 distinct address codes with 4 bits may be used for control data transmission.

Transmit and Receive Data Patterns of ED-Series Devices

ED15



Transmitted Bit Sequence



Received Address Code



ED11 to ED11



Transmitted Bit Sequence



Received Address Code



ED9



Transmitted Bit Sequence

1	0	0	0	X	X	X	X	0	X	0	0	X	X	X	X
D1															D15

Received Address Code

1	0	0	0	X	X	X	X	0	X	0	0	X	X	X	X
D1															D15

ED9 to ED5



Transmitted Bit Sequence

1	0	0	0	X	X	X	X	0	X	0	0	X	X	X	X
D1															D15

Received Address Code

1	0	0	0	X	X	X	X	0	X	0	0	D	D	D	D
D1															D15

Notes:

Bit Sequence Code Format
- X = Programmable
- 0 = Hardwired Internally Zero
- 1 = Hardwired Internally One
- D = Don't Care in Receive Mode

When unused, the DV, DC, DRS and SDO pins should be left floating and **must not** be tied to either a power supply or to ground.

Timing Diagram – Transmit Mode



Total Time Required for Transmission of One Sequence = (DRS – 4Tc) =130Tc

$$Tc = \frac{1}{\text{Clock Frequency}}$$

Timing Diagram – Receive Mode



$$Tc = \frac{1}{\text{Clock Frequency}}$$

Typical Performance Curves (T_A = 25°C unless otherwise noted)

I_{OL} vs V_{DD} vs D_{OL}



On-Resistance vs. Drain Current



SDI Input
V_{IL}/V_{IH} vs V_{DD}



Resistance vs Oscillator Frequency – ED's



I_{DD} vs V_{DD}



Note: Operation is not guaranteed if the oscillation frequency is higher than 20KHz

Pin Configuration

ED11 and ED15



top view

28-pin DIP

ED15



top view

28-pin J-Lead Package

ED9



top view

18-pin DIP

ED5



top view

18-pin DIP

ED9



top view

20-pin DIP/SOW 20

ED10



top view

20-pin DIP/SOW 20

Programmable Encoder

Ordering Information

Device	Package	Order Number
ET13	20-Pin Plastic DIP	ET13P
ET13	20-Pin SO Surface Mount	ET13WG

Features

- High density transmit only ED device
- 13 address bits (8192 addresses)
- Manchester phase encoding
- Transmitter compatible with ED15 series
- Schmitt Trigger input for excellent noise reduction
- Built-in oscillator using non-critical RC components
- Zener diode to regulate the power supply
- Low power, high noise immunity
- 20-pin surface mount SO package
- Automatic preamble generation

General Information

The ET13 is a single monolithic chip using metal gate CMOS technology for low cost, low power, high yield and high reliability. This circuit is capable of working as an encoder in applications where exclusive recognition of address codes is required. This circuit is capable of generating 8192 codes by connecting the address inputs to V_{DD} for a "1," or allowed to float for a "0."

The ET13 transmitter is a device in the Supertex ED series of parts that is communication compatible with any other ED series device. The ET13 provides the maximum number of address codes in a small package which makes it ideally suited for remote security transmitter applications where receiver operation is unnecessary. The ET13 is also available in a new 20-pin surface mount SOW package with .050-inch pitch gullwing leads, providing high package density for remote transmitter applications.

Applications

- Smoke and fire alarm systems
- Pocket pagers
- Digital locks
- Theft alarm systems
- Security systems
- Digital paging systems
- Special identification code systems
- Remote sensor data acquisition systems
- Single channel digital transmission of information

Absolute Maximum Ratings

Supply Voltage with respect to V_{SS}	6.4V
Operating Temperature	-40°C to +85°C
Storage Temperature	-55°C to +150°
Zener Current	100mA

Electrical Characteristics

DC Characteristics (V_{DD} = 5.0 ± 5%; GND = 0.0V; T_A = 25°C)

Symbol	Parameter	Min	Typ (Note 1)	Max	Unit	Conditions
V_{IH}	Input High Voltage	V_{DD} - 0.3		V_{DD} + 0.3	V	"1" INPUT
V_{IL}	Input Low Voltage	GND- 0.3		0.3	V	"0" INPUT
I_{LKC}	Input Leakage Current		0.1	2.0	µA	V_{IN} = 5.0V for ST
I_{LC}	Input Load Current	2.0	6.0	20.0	µA	V_{IN} = 5.0V for pins RS, D1-D15
V_{OH}	Output High Voltage	V_{DD} - 0.3			V	V_{DD} = 4.75V, I_{LOAD} = -100µA
V_{OL}	Output Low Voltage			0.3	V	V_{DD} = 4.75V, I_{LOAD} = 100µA
I_{OH}	Output High Current (Sourcing)	-1.0	-1.5		mA	V_{OH} = V_{DD} -1.0V
I_{OL}	Output Low Current (Sinking)	1.0	3.0		mA	V_{OL} = 1.0V
V_Z	Zener Voltage	5.5	6.4	7.0	V	I_Z = 10µA (Note 2)
		6.0	6.7	7.5	V	I_Z = 10mA (Note 2)
C_{IN}	Input Capacitance			10	pF	(Note 2)
C_{OUT}	Output Capacitance			10	pF	(Note 2)
I_{DD}	Drain Current			10	µA	V_{DD} = 5.0V, all inputs = GND all inputs floating

Notes :
1. Typical values are those values measured in a production sample at V_{CC} = 5.0V.
2. This parameter is periodcally sampled and is not 100% tested.

AC Characteristics (V_{DD} = 5.0 ± 5%; T_A = 25°C)

Symbol	Parameter	Min	Typ (Note 1)	Max	Unit	Conditions
f_c	Clock Frequency	0		20	kHz	R = 150k, C = 100pF; Clock Period (t_c) = 1/f_c
t_{st}	Start Pulse Width	500			ns	
T_{DO}	TDO Delay from SDI		5		µs	
t_{WORD}	Full Cycle Word Length		130t_c		sec	

Note 1: Typical values are those values measured on a production sample at V_{CC} = 5.0V.

Block Diagram



Pin Definition

Label	Pin Name	Function
GND	Ground	Supply Potential negative side.
OI	Oscillator Input	This input is to drive the oscillator and is the tie point of the timing resistor (RT), and the timing capacitor (CT). It also is connected through a diode to an open drain P-channel device that turns on to V_{DD} when the oscillator is being reset. This input can exceed the power supplies and does during normal oscillator operation.
OR	Oscillator Resistor	Provides phase feedback to the RC timing circuit through the connected timing resistor. NOTE: This pin is driven high during oscillator reset.
OC	Oscillator Capacitor	Capacitor connection of RC timing circuit provides phased feedback from the oscillator. This pin is driven low during oscillator reset.
RS	Reset Input	This input pin may be used to override the data transmission cycle or to inhibit an SDI input. It clears the D/DO to a low state and resets the internal oscillator and data comparison circuits. This pin may be left open (No Connection) when not used, or it may be driven as an input, or an external capacitor (100pF) to V_{DD} may be added for power-up reset. The Reset function is activated when this input is connected to V_{DD}.
ST	Start	Start input is used to start the oscillator which enables the transmission of encoded word.
TDO	Transmit Data Output	This pin is the encoded sequence data output.
D1-D15	Data Bit Inputs	In the ED series devices, these inputs provide parallel input data to be sequentially transmitted. The 20-pin ET13 has some pins omitted and, hence, these data positions will have logical zeros transmitted.
V_{DD}	V_{DD}	Positive Supply Potential: This circuit contains an on-chip zener of approximately 6.7 volts across the supply terminals.

Operation

General

The ET13 is a programmable transmitter, encoding 13 data bits into a serial Manchester code bit stream.

The ET13 contains an on-chip zener diode to clamp the power supply to around 6.7 volts. The circuit will operate from 4.0 volts to the zener voltage, but operation is recommended at 5 volts ±5%, or from a regulated power supply in order to stabilize the time constants of the oscillator circuit. In order to use the on-chip zener diode, a current limiting resistor of 1K ohm or greater is required. If pull-up resistors are used for the Data Inputs, the resistors should be tied to a voltage no higher than that on Pin 14 or 6 volts, whichever is lower.

Output drivers are capable of sinking or sourcing 1.0 mA minimum at 1.0 volts V_{DS}. All inputs are gate protected to both power supplies by internal diodes. The Address Data Inputs of the ET13 each have pull down resistors to ground so that only a "1" will have to be programmed. This allows the inputs to be programmed by using SPST switches or jumpers to V_{DD} only. The Start/Data Input also does not have a pull up or pull down resistor, but is applied to a Schmitt Trigger input circuit to improve noise rejection.

Function

The ET13 functions as an encoder, sampling the 13 Data Input pins' digital information and encoding this parallel data in NRZ format, combining it with the clock in Manchester Code (Phase Encoded) and presenting it to the TDO pin for transmission (usually to an ED device used as the decoder circuit). The encoder will transmit the serial data each time the Start (ST) input is activated.

This encoded Data word is transmitted in two parts. The first part is preamble information which is a series of 12 "1's" and then a space indicating that the encoded Data is to follow. This preamble information is intended to be used to synchronize a phase locked-loop at the receiver or used as a setting time for receivers that have automatic gain control. The second part contains the 13 bits of Data.

Transmit and Receive Data Patterns of ED-Series Devices

Note: Bit Sequence Code Format

x = Programmable

0 = Hardwired Internally Zero

1 = Hardwired Internally One

ET13 to ED15



Transmitted Bit Sequence

1	X	X	X	X	X	X	X	0	0	X	X	X	X	X	X

D1 D15

Received Address Code

1	X	X	X	X	X	X	X	0	0	X	X	X	X	X	X

D1 D15

Timing Diagram – Transmit



Total Time Required for Transmission of One Sequence = $130T_C$

$T_C = \frac{1}{\text{CLOCK FREQUENCY}}$

Typical Performance Curves (T_A = 25°C unless otherwise noted)

I_{OL} vs V_{DD} vs D_{OL}



On-Resistance vs. Drain Current



SDI Input
V_{IL}/V_{IH} vs V_{DD}



Resistance vs Oscillator Frequency – ET13



I_{DD} vs V_{DD}



Note: Operation is not guaranteed if the oscillation frequency is higher than 20KHz.

Pin Configuration



top view

20-pin DIP/SOW 20

Programmable Encoder

Ordering Information

Device	Package	Order No.
ET15	20-Pin Plastic DIP	ET15P
ET15	20-Pin SO Surface Mount	ET15WG

Features

- ☐ High density transmit only ED device
- ☐ 12 address bits (4096 addresses)
- ☐ Manchester phase encoding
- ☐ Data reset (DRS) pin for multiple transmissions
- ☐ Transmitter compatible with ED15 series
- ☐ Schmitt Trigger input for excellent noise reduction
- ☐ Built-in oscillator using non-critical RC components
- ☐ Zener diode to regulate the power supply
- ☐ Low power, high noise immunity
- ☐ 20-pin surface mount SO package
- ☐ Automatic preamble generation

General Information

The ET15 is a single monolithic chip using metal gate CMOS technology for low cost, low power, high yield and high reliability. This circuit is capable of working as an encoder in applications where exclusive recognition of address codes is required. This circuit is capable of generating 4096 codes by connecting the address inputs to V_{DD} for a "1," or allowing them to float for a "0." The ET15 permits multiple transmissions of data, improving the probability of valid reception in high-noise environments.

The ET15 Transmitter is a device in the Supertex ED Series of parts that is communication-compatible with any other ED Series device. The ET15 provides the maximum number of address codes in a small package which makes it ideally suited for remote security transmitter applications where receiver operation is unnecessary. The ET15 is also available in a new 20-pin surface mount SOW package with .050-inch pitch gullwing leads, providing high package density for remote transmitter applications.

Applications

- ☐ Smoke and fire alarm systems
- ☐ Pocket pagers
- ☐ Digital locks
- ☐ Theft alarm systems
- ☐ Security systems
- ☐ Digital paging systems
- ☐ Special identification code systems
- ☐ Remote sensor data acquisition systems
- ☐ Single-channel digital transmission of information

Absolute Maximum Ratings

Supply Voltage with respect to V_{SS}	6.4V
Operating Temperature	-40°C to +85°C
Storage Temperature	-55°C to +150°C
Zener Current	100mA

Electrical Characteristics

DC Characteristics (V_{DD} = 5.0 ± 5%; GND = 0.0V; T_A = 25°C)

Symbol	Parameter	Min	Typ (Note 1)	Max	Unit	Conditions
V_{IH}	Input High Voltage	V_{DD} - 0.3		V_{DD} + 0.3	V	"1" INPUT
V_{IL}	Input Low Voltage	GND- 0.3		0.3	V	"0" INPUT
I_{LKC}	Input Leakage Current		0.1	2.0	µA	V_{IN} = 5.0V for ST
I_{LC}	Input Load Current	2.0	6.0	20.0	µA	V_{IN} = 5.0V for pins RS, D2-D15
V_{OH}	Output High Voltage	V_{DD} - 0.3			V	V_{DD} = 4.75V, I_{LOAD} = -100µA
V_{OL}	Output Low Voltage			0.3	V	V_{DD} = 4.75V, I_{LOAD} = 100µA
I_{OH}	Output High Current (Sourcing)	-1.0	-1.5		mA	V_{OH} = V_{DD} -1.0V
I_{OL}	Output Low Current (Sinking)	1.0	3.0		mA	V_{OL} = 1.0V
V_Z	Zener Voltage	5.5	6.4	7.0	V	I_Z = 10µA (Note 2)
		6.0	6.7	7.5	V	I_Z = 10mA (Note 2)
C_{IN}	Input Capacitance			10	pF	(Note 2)
C_{OUT}	Output Capacitance			10	pF	(Note 2)
I_{DD}	Drain Current			10	µA	V_{DD} = 5.0V, all inputs = GND all inputs floating

Notes:
1. Typical values are those values measured in a production sample at V_{CC} = 5.0V.
2. This parameter is periodically sampled and is not 100% tested.

AC Characteristics (V_{DD} = 5.0 ± 5%; T_A = 25°C)

Symbol	Parameter	Min	Typ (Note 1)	Max	Unit	Conditions
f_C	Clock Frequency	0		15	kHz	R = 150k, C = 100pF; Clock Period (t_C) = 1/f_C
t_{ST}	Start Pulse Width	500			ns	
T_{DO}	TDO Delay from SDI		5		µs	
t_{WORD}	Full Cycle Word Length		130t_C		sec	

Note 1: Typical values are those values measured on a production sample at V_{CC} = 5.0V.

Block Diagram



Pin Definition

Label	Pin Name	Function
GND	Ground	Supply Potential negative side.
OI	Oscillator Input	This input is to drive the oscillator and is the tie point of the timing resistor (RT), and the timing capacitor (CT). It also is connected through a diode to an open drain P-channel device that turns on to V_{DD} when the oscillator is being reset. This input can exceed the power supplies and does so during normal oscillator operation.
OR	Oscillator Resistor	Provides phase feedback to the RC timing circuit through the connected timing resistor. NOTE: This pin is driven high during oscillator reset.
OC	Oscillator Capacitor	Capacitor connection of RC timing circuit provides phased feedback from the oscillator. This pin is driven low during oscillator reset.
DRS	Data Reset	This output goes high after a valid data transmission (see Timing Diagram). This may be used to either indicate a completed transmission or to restart transmission.
ST	Start	Start input is used to start the oscillator which enables the transmission of encoded word.
TDO	Transmit Data Output	This pin is the encoded sequence data output.
D2-D15	Data Bit Inputs	In the ED series devices, these inputs provide parallel input data to be sequentially transmitted. The 20-pin ET15 has some pins omitted and, hence, these data positions will have logical zeros transmitted.
V_{DD}	V_{DD}	Positive Supply Potential: This circuit contains an on-chip zener of approximately 6.7 volts across the supply terminals.

Operation

General

The ET15 is a programmable transmitter, encoding 12 data bits into a serial Manchester code bit stream.

The ET15 contains an on-chip zener diode to clamp the power supply to around 6.7 volts. The circuit will operate from 4.0 volts to the zener voltage, but operation is recommended at 5 volts ±5%, or from a regulated power supply in order to stabilize the time constants of the oscillator circuit. In order to use the on-chip zener diode, a current limiting resistor of 1K ohm or greater is required. If pull-up resistors are used for the data inputs, the resistors should be tied to a voltage no higher than that on pin 14 or 6 volts, whichever is lower.

Output drivers are capable of sinking or sourcing 1.0 mA minimum at 1.0 volts V_{DS}. All inputs are gate protected to both power supplies by internal diodes. The address data inputs of the ET15 each have pull-down resistors to ground so that only a "1" will have to be programmed. This allows the inputs to be programmed by using SPST switches or jumpers to V_{DD} only. The start/data input also does not have a pull-up or pull-down resistor, but is applied to a Schmitt Trigger input circuit to improve noise rejection.

Function

The ET15 functions as an encoder, sampling the 12 data input pins' digital information and encoding this parallel data in NRZ format, combining it with the clock in Manchester Code (phase encoded) and presenting it to the TDO pin for transmission (usually to an ED device used as the decoder circuit). The encoder will transmit the serial data each time the start (ST) input is activated. For multiple transmissions of the preamble/encoded data, the DRS pin may be connected to the ST input, with the TRANSMIT function controlled by a push button switch in the V_{DD} line. (See diagrams below.) In high-noise environments, multiple transmissions can improve the probability of a valid received transmission.

This encoded data word is transmitted in two parts. The first part is preamble information which is a series of 12 "1s" and then a space indicating that the encoded data is to follow. This preamble information is intended to be used to synchronize a phase-locked loop at the receiver or used as a setting time for receivers that have automatic gain control. The second part contains the 12 bits of data.

Two Ways to Implement Multiple Transmissions



Transmit and Receive Data Patterns of ED-Series Devices

Note: Bit Sequence Code Format

x = Programmable

0 = Hardwired Internally Zero

1 = Hardwired Internally One

ET15



Transmitted Bit Sequence

1	0	X	X	X	X	X	X	0	0	X	X	X	X	X	X
	D1														D15

Received Address Code

1	0	X	X	X	X	X	X	0	0	X	X	X	X	X	X
	D1														D15

Timing Diagram – Transmit



Total Time Required for Transmission of One Sequence = (DRS – $4T_C$) = $130T_C$

$T_C = \frac{1}{\text{CLOCK FREQUENCY}}$

Typical Performance Curves (T_A = 25°C unless otherwise noted)

I_{OL} vs V_{DD} vs D_{OL}



On-Resistance vs. Drain Current



SDI Input
V_{IL}/V_{IH} vs V_{DD}



Resistance vs Oscillator Frequency – ET15



I_{DD} vs V_{DD}



Note: Operation is not guaranteed if the oscillation frequency is higher than 20KHz.

Pin Configuration



top view

20-pin DIP/SOW 20

CMOS Photo-Electric Smoke Detector Integrated Circuit

Ordering Information

Device	Package	Order No.
SD2	16-Pin Plastic	SD2P
SD2	SOW-20	SD2WG

Features

- ☐ 6μA – Average standby current
- ☐ Minimum cost of external components
- ☐ 1mV sensitivity
- ☐ 8 to 1 increase of sample rate when smoke detected
- ☐ Improved noise rejection by multiple sampling
- ☐ Automatic LED supervisor alarm
- ☐ Multi-station input/output capability
- ☐ Horn modulation mode control
- ☐ Piezoelectric horn driver
- ☐ Smoke sensitivity adjustable by single resistor
- ☐ Self-contained oscillator requires only a resistor

Absolute Maximum Ratings

Supply Voltage	-0.5V to +15.0V
Input Voltage, all inputs	-0.5 to VDD +0.5V
Input Current, any input	±10mA
Storage Temperature Range	-40°C to +100°C
Operating Free Air Temperature Range	0°C to +55°C
Power Dissipation (Package)	300mW
Continuous Output Drive Current	25mA
Lead Temperature (Soldering, 10 sec)	300°C
Relative Humidity	90%

General Description

This low power CMOS circuit is intended for use in a pulsed LED/ silicon cell smoke detector system. It is designed for use in low power, battery operated, consumer applications with a minimum of external components. This device meets UL217 requirements and is available in a 16-pin plastic DIP or a 20 pin SOIC package.

Pin Configuration



top view
16-pin DIP



top view
SOW - 20

Electrical Characteristics

(R_{TIMING}) = 22 Meg Ω then f_{OSC} = 485 Hz; T_A = 25° C; V_{DD} = 9V, unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
I_{IN}	Photodiode Input Leakage Current		0.01	±1.0	nA	
v_{PD}	Photodiode Input Signal Sensitivity	0.5	0.8	1.1	mV	C_{mem} = .05μF C_{input} = 5pF τ_{LED} = 100μ sec
V_{BTH}	Low Battery Threshold Voltage	7.3	7.7	8.2	V	Low Batt Adj = Floating
	Horn Modulation Frequency		8		Hz	Horn Module = V_{DD}, R_{TIMING} = 22 MΩ Smoke Detected
	Horn Modulation Duty Cycle		62.5		%	
τ_{TBL}	Low Battery/LED Supervisor Trouble Alarm Pulse Width		17		mSec	@ f_{OSC} = 485 Hz R_{TIMING} = 22 MΩ
T_{TBL}	Low Battery/LED Supervisor Alarm Period		35		sec	@ f_{OSC} = 485 Hz R_{TIMING} = 22 MΩ
I_{OUT}	Horn Output Current	± 25			mA	V_O = IV Sink V_O = 8V Source
V_{IN}	Feedback Input Voltage Range	V_{SS} - 15		V_{DD} + 15	V	Typical Min and Max. Not 100% tested
I_{OM}	Operation Monitor Output Current, Source	-2.5	-4.5		mA	V_{OM} = 2.0V
$I_{I/O}$	I/O Output Source Current	-4.0	-10.0		mA	$V_{I/O}$ = V_{DD} -1.0
$V_{I/O}$	Remote Alarm Trigger Voltage	0.6 V_{DD}			V	Sink Current 20mA typical at V_{DD} = 4.5V
V_{IH-ON}	LED Supervisor, upper Threshold Range	V_{DD} - 0.8		V_{DD} - 0.2	V	
V_{I-OFF}	LED Supervisor, Safe Region	V_{DD} - 2.5		V_{DD} - 0.8		
V_{IL-ON}	LED Supervisor, lower Threshold Range	V_{DD} - 4.0		V_{DD} - 2.5		
I_{LED}	LED Output Source Current	-10	-20		mA	V_{LED} = 5V
T_{LED}	Photodiode Sample Pulse Period (Smoke Detected)		1.0		sec	f_{OSC} = 485 Hz
T_{LED}	Photodiode Sample Pulse Period (Smoke Detected)		8.0		sec	f_{OSC} = 485 Hz R_{TIMING} = 22 MΩ
V_{DD}	Supply Voltage	7.0	9.0	10.0	V	
I_{DD}	Average Standby Supply Current		6.0	10.0	μA	R_{TIMING} = 22 MΩ V_{DD} = 9.0, Non-Alarm Mode

Pin Definition

Name	Function
Photodiode Input	Connect the cathode of a VTS-4085S, or equivalent to the photodiode input. Connect the anode to V_{DD}. The typical allowed signal range is from V_{DD} to V_{DD} - 1.0V.
Memory Capacitor Input	The capacitor may range from 0.01µF to 0.05µF and should have low leakage. The detector sensitivity increases with increasing capacitance.
Latch/Reset Input	When connected to V_{DD}, the detector will latch on at the first detection of smoke. When connected to V_{SS}, the alarm will not latch on detection of smoke and the low battery condition will not override the smoke alarm condition. Reset after latching is accomplished by momen tarily connecting this pin to V_{SS} until the horn silences. The Latch/Reset Input only affects the local smoke alarm response.
Low Battery Threshold	The nominal threshold of the battery alarm is 7.7 volts. The alarm point can be raised by connecting an adjustment resistor to ground, and lowered by connecting a resistor to V_{DD}.
Smoke Sensitivity Adjustment	A resistor or potentiometer to ground is used to adjust the duration of the LED pulse and thereby the Smoke Sensitivity. Pulse duration is proportional to the resistor value and varies approximately 100µsec per megohm.
Horn Modulation Control Input	When connected to V_{DD}, the Horn will pulse ON and OFF at approximately 8 Hz, with the ON time exceeding the OFF time. When connected to V_{SS}, the "Smoke" alarm will sound the Horn continuously. This control only affects the "Smoke" alarm condition.
Timing Resistor	A nominal resistor value of 22 megohms to V_{SS} sets the oscillator frequency to 485 Hz. Thus: a) The IR LED pulses every 8 seconds in standby. b) The OPERATION MONITOR LED pulses every 35 seconds in standby. c) The Horn modulation (ON-OFF) frequency is approximately 8Hz. d) The Low Battery or LED SUPERVISOR trouble pulse to the Horn will occur every 35 seconds, with 17ms duration. e) The IR LED will pulse every 1 second when smoke is detected. f) The Horn will be silenced just before each IR LED pulse for 4.2 ms, to reduce electro-magnetic interference.
V_{SS}	Connect this pin to circuit common, the lowest potential.
Horn Output 2	This terminal is connected to the brass electrode of the piezoelectric horn.
Horn Output 1	This pin is connected to the large silver electrode of the piezoelectric horn.
Horn Feedback	This pin is connected to the small silver electrode of the piezoelectric horn.
Operation Monitor	This output is a current source of 4mA for driving a visible LED. The LED will flash for 17ms every 35 seconds under normal conditions. The LED will be ON continuously when smoke is first detected. This occurs before the alarm sounds and indicates that the detector is in speed-up mode (1.0 second LED pulse period). This output indicates which unit is alarming in multiple station applications. When this output is used for both local LED indication and remote logic, a resistor must be placed in series with the LED.
Multiple Station Input/Output	This Input/Output may be connected via twisted pairs to at least 20 other units. The output goes high after at least two consecutive smoke detections have been made. The output structure allows units of different operating voltages to be connected together with no impairment of performance or excessive loading of the higher voltage units. There is an active pull-down on the output. Because of the high current-sourcing capability of the output, this pin should never be connected to V_{SS} via a low impedance path. An Input level of greater than $0.6V_{DD}$ volts is required to ensure a local alarm.
LED Supervisor	This pin must be connected to the LED circuit as shown. Failures detected are open or shorted conditions in the LED and Driver circuit. A failure is indicated by a local pulsed trouble alarm. To defeat this feature, this pin must be tied to a voltage about 1.5-volts below V_{DD}, or to C_{MEMORY} in most applications.
LED Pre-Driver Output	This terminal can source about 13mA. The output voltage is zener clamped at approximately 6.7V and the current becomes limited. The LED current set resistor may be put in the collector circuit, below the LED, but the LED current and therefore the Sensitivity of the smoke detector will vary with supply voltage.

Pin Definition (cont.)

Name	Function
V_{DD}	This pin is connected to the positive battery terminal. V_{DD} should be solidly connected to the V_{DD} side of both the photodiode and the memory capacitor. A V_{DD} guard-ring type foil path around the photodiode pin and the C_{MEMORY} pin will enhance noise immunity of the detection circuit. This circuit will operate from 7 to 10 volts, although average standby current will increase with supply voltage. Protect the integrated circuit from polarity reversal.
Alternate Driver for Electro-Mechanical Horns	When the smoke detector circuit is used to drive either a transistorized mechanical or electro-mechanical horn, the feedback pin must be connected to V_{DD}. When an alarm condition is not present, Horn 1 pin will be at V_{DD} and Horn 2 pin will be at V_{SS}. When an alarm condition is present, Horn 1 will switch from V_{DD} to V_{SS} and Horn 2 will switch from V_{SS} to V_{DD}. Both horn outputs are capable of sinking or sourcing more than 100mA at a 9-volt supply voltage. The steady state on current is limited to 25mA. Horn 2 must not remain at V_{DD} when chip is reset.
Transistorized Mech. Horn	The control tab of the horn is connected to Horn 2 and Horn 1 is left open.
Electro-Mechanical Horn	Horn 2 is connected through a resistor to the base of an NPN horn driver transistor. Horn 1 is left open.

Timing Waveforms



Truth Table

Alarm Status	Input Conditions								Output Conditions				
	Smoke	Low Batt	LED Sup'r	Latch	Batt	Mod'l	Fdbk	I/O	H2	H1	OP/MO	I/O	LED
Standby	F	F	F	X	N	X	H[4]	N	L	H	P[1]	L	P[2]
Remote	F	X	X	X	N	L	H[4]	H	H[5]	L[5]	P[1]	N	P[2]
Smoke	F	X	X	X	N	H	H[4]	H	H[5,6]	L[5,6]	P[1]	N	P[2]
Local	T (A)	X	X	L	N	L	H[4]	N	H[5]	L[5]	H	H	P[3]
Smoke	T (A)	X	X	L	N	H	H[4]	N	H[5,6]	L[5,6]	H	H	P[3]
Local	T (B)	F	X	H	N	L	H[4]	N	H[5]	L[5]	H	H	P[3]
Smoke	T (B)	F	X	H	N	H	H[4]	N	H[5,6]	L[5,6]	H	H	P[3]
Latched	T (B)	T	X	H	N	X	H[4]	N	L[1]	H[1]	H	H	P[3]
Low Batt	F	T	X	X	N	X	H[4]	N	L[1]	H[1]	P[1]	L	P[2]
LED Sup'r	F	X	T	X	N	X	H[4]	N	L[1]	H[1]	P[1]	L	P[2]
Batt Disable	F	T	F	X	H	X	H[4]	N	L	H	P[1]	L	P[2]
Horn Disable	X	X	X	X	N	X	L	N	L	H	X	X	X

Key:
- T – Logical TRUE, Analog Condition
- F – Logical FALSE, Analog Condition
- H – Logical HIGH, Digital Level or Driver Sourcing
- L – Logical LOW, Digital Level or Driver Sinking
- P – Output PULSE HIGH, Normally LOW
- N – No Signal Applied / Open
- X – Unspecified
- A – After two consecutive smoke detections
- B – After one smoke detection

Notes:
1. Pulsed to opposite state ONCE every fourth PULSE on the LED pre-driver pin.
2. Normal Sample Rate, Typical 8 seconds.
3. 8 Times Normal Sample Rate, Typical 1.0 second.
4. When used with a piezo horn, this signal is oscillating,but considered HIGH.
5. When used with a piezo horn, this signal is oscillating.
6. Signal will be in non-alarm state 37.5% of time.

Block Diagram



Operation

This device utilizes low power CMOS technology to provide all of the necessary functions of a battery operated, photoelectric smoke detector using a minimum of external components.

The LED PRE-DRIVER output pulses an external transistor which in turn, switches on the infrared light emitting diode at a very low duty cycle. The desired IR LED pulse period is determined by the value of the external timing resistor. The Smoke Sensitivity is adjustable through a trimmer resistor which varies the IR LED pulse width.

The light sensing element is a silicon photovoltaic cell which is held at near zero bias to minimize leakage currents. The circuit can detect signals as low as 1mV and generate an alarm. The IR LED pulse repetition rate increases when smoke is detected.

For use with a 9-volt battery, an internal zener is incorporated into the IC. When the minimum battery voltage is reached (tested during the IR LED on pulse), the output produces a short trouble alarm pulse or "blip". The horn is pulsed after every fourth IR LED pulse. When the alarm mode control is set for non-latching operation, the unit will sound a continuous alarm when smoke is detected even during low battery conditions. When the alarm mode control is set for latching operation, the low battery trouble alarm will override the smoke alarm, in accordance with UL217 specifications.

The LED SUPERVISOR tests for open or shorted conditions in the LED and Driver circuit. For either condition of the IR LED when pulsed, failure of the forward voltage to fall between two limits produces a trouble alarm pulse on the Horn after every fourth LED pulse.

The Input/Output terminal (I/O) is used to interconnect SD2 units for multiple station applications.

The OPERATION MONITOR pulses a visible LED after every fourth IR LED pulse to indicate device operation. For a local smoke detection the LED is driven continuously.

The Horn Driver circuit self-oscillates with a piezoelectric element or enables an electro-mechanical horn when the Horn 2 pin is connected to V_{DD}.

Typical System — Non-Latching Single Station



Notes:
1. IR Diode
2. IR Photo detectors

Typical Performance Curves (T_A = 25°C unless otherwise noted)

T_{LED} vs V_{DD}



T_{PD} vs V_{DD}



IR LED vs. T_{LED} vs Oscillator Oscillator (Pin 7) (Hz)



Detector Sensitivity vs C_{MEM}



$$I_{AVG}(LED) = [(I_{OH}(15)) + I_{LED}] \frac{T_{PD}}{T_{LED}}$$



Advance Information

CMOS Photo-Electric Smoke Detector Integrated Circuit

Ordering Information

Device	Package	Order No.
SD4	16-Pin Plastic	SD4P
SD4	SOW-20	SD4WG

Features

- ☐ 6μA – Average standby current
- ☐ Minimum cost of external components
- ☐ 1mV sensitivity
- ☐ 8 to 1 increase of sample rate when smoke detected
- ☐ Improved noise rejection by multiple sampling
- ☐ Automatic LED supervisor alarm
- ☐ Multi-station input/output capability
- ☐ Horn modulation mode control
- ☐ Piezoelectric horn driver
- ☐ Smoke sensitivity adjustable by single resistor
- ☐ Self-contained oscillator requires only a resistor

General Description

This low power CMOS circuit is intended for use in a pulsed LED/silicon cell smoke detector system. It is designed for use in low power, battery operated, consumer applications with a minimum of external components. This device meets UL217 requirements and is available in a 16-pin plastic DIP or a 20 pin SOIC package. This device is a drop in replacement for the SD2 with the exception of the horn modulation pattern which conforms to NFPA code requirements. When smoke is detected, a 1Hz horn modulation is pulsed on for 3 periods of 0.5 seconds with 0.5 seconds between on periods followed by an off period of 1.5 seconds. The pattern repeats every 4 seconds.

Absolute Maximum Ratings

Supply Voltage	-0.5V to +15.0V
Input Voltage, all inputs	-0.5 to VDD +0.5V
Input Current, any input	±10mA
Storage Temperature Range	-40°C to +100°C
Operating Free Air Temperature Range	0°C to +55°C
Power Dissipation (Package)	300mW
Continuous Output Drive Current	25mA
Lead Temperature (Soldering, 10 sec)	300°C
Relative Humidity	90%

Electrical Characteristics

R_{TIMING} = 22 MΩ then f_{OSC} = 485 Hz; T_A = 25° C; V_{DD} = 9V, unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
I_{IN}	Photodiode Input Leakage Current		0.01	±1.0	nA	
V_{PD}	Photodiode Input Signal Sensitivity	0.5	0.8	1.1	mV	C_{mem} = .05µF C_{input} = 5pF τ_{LED} = 100µ sec
V_{BTH}	Low Battery Threshold Voltage	7.3	7.7	8.2	V	Low Batt Adj = Floating
	Horn Modulation Frequency		1		Hz	Horn Module = V_{DD}, R_{TIMING} = 22 MΩ Smoke Detected
	Horn Modulation Duty Cycle		50		%	
τ_{TBL}	Low Battery/LED Supervisor Trouble Alarm Pulse Width		17		mSec	@ f_{OSC} = 485 Hz R_{TIMING} = 22 MΩ
T_{TBL}	Low Battery/LED Supervisor Alarm Period		35		sec	@ f_{OSC} = 485 Hz R_{TIMING} = 22 MΩ
I_{OUT}	Horn Output Current	± 25			mA	V_O = IV Sink V_O = 8V Source
V_{IN}	Feedback Input Voltage Range	V_{SS} - 15		V_{DD} + 15	V	Typical Min and Max. Not 100% tested
I_{OM}	Operation Monitor Output Current, Source	-2.5	-4.5		mA	V_{OM} = 2.0V
$I_{I/O}$	I/O Output Source Current	-4.0	-10.0		mA	$V_{I/O}$ = V_{DD} -1.0
$V_{I/O}$	Remote Alarm Trigger Voltage	0.6 V_{DD}			V	Sink Current 20mA typical at V_{DD} = 4.5V
V_{IH-ON}	LED Supervisor, Upper Threshold Range	V_{DD} - 0.8		V_{DD} - 0.2	V	
V_{I-OFF}	LED Supervisor, Safe Region	V_{DD} - 2.5		V_{DD} - 0.8		
V_{IL-ON}	LED Supervisor, lower Threshold Range	V_{DD} - 4.0		V_{DD} - 2.5		
I_{LED}	LED Output Source Current	-10	-20		mA	V_{LED} = 5V
T_{LED}	Photodiode Sample Pulse Period (Smoke Detected)		1.0		sec	f_{OSC} = 485 Hz
T_{LED}	Photodiode Sample Pulse Period (Smoke Detected)		8.0		sec	f_{OSC} = 485 Hz R_{TIMING} = 22 MΩ
V_{DD}	Supply Voltage	7.0	9.0	10.0	V	
I_{DD}	Average Standby Supply Current		6.0	10.0	µA	R_{TIMING} = 22 MΩ V_{DD} = 9.0, Non-Alarm Mode

Pin Definition

Name	Function
Photodiode Input	Connect the cathode of a VTS-4085S, or equivalent, to the photodiode input. Connect the anode to V_{DD}. The typical allowed signal range is from V_{DD} to V_{DD} - 1.0V.
Memory Capacitor Input	The capacitor may range from 0.01µF to 0.05µF and should have low leakage. The detector sensitivity increases with increasing capacitance.
Latch/Reset Input	When connected to V_{DD}, the detector will latch on at the first detection of smoke. When connected to V_{SS}, the alarm will not latch on detection of smoke and the low battery condition will not override the smoke alarm condition. Reset after latching is accomplished by momen tarily connecting this pin to V_{SS} until the horn silences. The Latch/Reset Input only affects the local smoke alarm response.
Low Battery Threshold	The nominal threshold of the battery alarm is 7.7 volts. The alarm point can be raised by connecting an adjustment resistor to ground, and lowered by connecting a resistor to V_{DD}.
Smoke Sensitivity Adjustment	A resistor or potentiometer to ground is used to adjust the duration of the LED pulse and thereby the Smoke Sensitivity. Pulse duration is proportional to the resistor value and varies approximately 100µsec per megohm.
Horn Modulation Control Input	When connected to V_{DD}, the Horn will pulse ON and OFF at approximately 1Hz, (see timing waveform). When connected to V_{SS}, the "Smoke" alarm will sound the Horn continuously. This control only affects the "Smoke" alarm condition.
Timing Resistor	A nominal resistor value of 22 megohms to V_{SS} sets the oscillator frequency to 485 Hz. Thus: a) The IR LED pulses every 8 seconds in standby. b) The OPERATION MONITOR LED pulses every 35 seconds in standby. c) The Horn modulation (ON-OFF) frequency is approximately 1Hz. d) The Low Battery or LED SUPERVISOR trouble pulse to the Horn will occur every 35 seconds, with 17ms duration. e) The IR LED will pulse every 1 second when smoke is detected. f) The Horn will be silenced just before each IR LED pulse for 4.2 ms, to reduce electro-magnetic interference.
V_{SS}	Connect this pin to circuit common, the lowest potential.
Horn Output 2	This terminal is connected to the brass electrode of the piezoelectric horn.
Horn Output 1	This pin is connected to the large silver electrode of the piezoelectric horn.
Horn Feedback	This pin is connected to the small silver electrode of the piezoelectric horn.
Operation Monitor	This output is a current source of 4mA for driving a visible LED. The LED will flash for 17ms every 35 seconds under normal conditions. The LED will be ON continuously when smoke is first detected. This occurs before the alarm sounds and indicates that the detector is in speed-up mode (1.0 second LED pulse period). This output indicates which unit is alarming in multiple station applications. When this output is used for both local LED indication and remote logic, a resistor must be placed in series with the LED.
Multiple Station Input/Output	This Input/Output may be connected via twisted pairs to at least 20 other units. The output goes high after at least two consecutive smoke detections have been made. The output structure allows units of different operating voltages to be connected together with no impairment of performance or excessive loading of the higher voltage units. There is an active pull-down on the output. Because of the high current-sourcing capability of the output, this pin should never be connected to V_{SS} via a low impedance path. An Input level of greater than $0.6V_{DD}$ volts is required to ensure a local alarm.
LED Supervisor	This pin must be connected to the LED circuit as shown. Failures detected are open or shorted conditions in the LED and Driver circuit. A failure is indicated by a local pulsed trouble alarm. To defeat this feature, thi pin must be tied to a voltage about 1.5-volts below V_{DD}, or to C_{MEMORY} in most applications.
LED Pre-Driver Output	This terminal can source about 13mA. The output voltage is zener clamped at approximately 6.7V and the current becomes limited. The LED current set resistor may be put in the collector circuit, below the LED, but the LED current and therefore the Sensitivity of the smoke detector will vary with supply voltage.

Pin Definition (cont.)

Name	Function
V_{DD}	This pin is connected to the positive battery terminal. V_{DD} should be solidly connected to the V_{DD} side of both the photodiode and the memory capacitor. A V_{DD} guard-ring type foil path around the photodiode pin and the C_{MEMORY} pin will enhance noise immunity of the detection circuit. This circuit will operate from 7 to 10 volts, although average standby current will increase with supply voltage. Protect the integrated circuit from polarity reversal.
Alternate Driver for Electro-Mechanical Horns	When the smoke detector circuit is used to drive either a transistorized mechanical or electro-mechanical horn, the feedback pin must be connected to V_{DD}. When an alarm condition is not present, Horn 1 pin will be at V_{DD} and Horn 2 pin will be at V_{SS}. When an alarm condition is present, Horn 1 will switch from V_{DD} to V_{SS} and Horn 2 will switch from V_{SS} to V_{DD}. Both horn outputs are capable of sinking or sourcing more than 100mA at a 9-volt supply voltage. The steady state on current is limited to 25mA. Horn 2 must not remain at V_{DD} when chip is reset.
Transistorized Mech. Horn	The control tab of the horn is connected to Horn 2 and Horn 1 is left open.
Electro-Mechanical Horn	Horn 2 is connected through a resistor to the base of an NPN horn driver transistor. Horn 1 is left open.

Timing Waveforms



Truth Table

Alarm Status	Input Conditions								Output Conditions				
	Smoke	Low Batt.	LED Sup'r	Latch	Batt	Mod'l	Fdbk	I/O	H2	H1	OP/MO	I/O	LED
Standby	F	F	F	X	N	X	H[4]	N	L	H	P[1]	L	P[2]
Remote	F	X	X	X	N	L	H[4]	H	H[5]	L[5]	P[1]	N	P[2]
Smoke	F	X	X	X	N	H	H[4]	H	H[5.6]	L[5.6]	P[1]	N	P[2]
Local	T (A)	X	X	L	N	L	H[4]	N	H[5]	L[5]	H	H	P[3]
Smoke	T (A)	X	X	L	N	H	H[4]	N	H[5.6]	L[5.6]	H	H	P[3]
Local	T (B)	F	X	H	N	L	H[4]	N	H[5]	L[5]	H	H	P[3]
Smoke	T (B)	F	X	H	N	H	H[4]	N	H[5.6]	L[5.6]	H	H	P[3]
Latched	T (B)	T	X	H	N	X	H[4]	N	L[1]	H[1]	H	H	P[3]
Low Batt	F	T	X	X	N	X	H[4]	N	L[1]	H[1]	P[1]	L	P[2]
LED Sup'r	F	X	T	X	N	X	H[4]	N	L[1]	H[1]	P[1]	L	P[2]
Batt Disable	F	T	F	X	H	X	H[4]	N	L	H	P[1]	L	P[2]
Horn Disable	X	X	X	X	N	X	L	N	L	H	X	X	X

Key:
- T – Logical TRUE, Analog Condition
- F – Logical FALSE, Analog Condition
- H – Logical HIGH, Digital Level or Driver Sourcing
- L – Logical LOW, Digital Level or Driver Sinking
- P – Output PULSE HIGH, Normally LOW
- N – No Signal Applied / Open
- X – Unspecified
- A – After two consecutive smoke detections
- B – After one smoke detection

Notes:
1. Pulsed to opposite state ONCE every fourth PULSE on the LED pre-driver pin.
2. Normal Sample Rate, Typical 8 seconds.
3. 8 Times Normal Sample Rate, Typical 1.0 second.
4. When used with a piezo horn, this signal is oscillating,but considered HIGH.
5. When used with a piezo horn, this signal is oscillating.

Block Diagram



Operation

This device utilizes low power CMOS technology to provide all of the necessary functions of a battery operated, photoelectric smoke detector using a minimum of external components.

The LED PRE-DRIVER output pulses an external transistor which in turn, switches on the infrared light emitting diode at a very low duty cycle. The desired IR LED pulse period is determined by the value of the external timing resistor. The Smoke Sensitivity is adjustable through a trimmer resistor which varies the IR LED pulse width.

The light sensing element is a silicon photovoltaic cell which is held at near zero bias to minimize leakage currents. The circuit can detect signals as low as 1mV and generate an alarm. The IR LED pulse repetition rate increases when smoke is detected.

For use with a 9-volt battery, an internal zener is incorporated into the IC. When the minimum battery voltage is reached (tested during the IR LED on pulse), the output produces a short trouble alarm pulse or "blip". The horn is pulsed after every fourth IR LED pulse. When the alarm mode control is set for non-latching operation, the unit will sound a continuous alarm when smoke is detected even during low battery conditions. When the alarm mode control is set for latching operation, the low battery trouble alarm will override the smoke alarm, in accordance with UL217 specifications.

The LED SUPERVISOR tests for open or shorted conditions in the LED and Driver circuit. For either condition of the IR LED when pulsed, failure of the forward voltage to fall between two limits produces a trouble alarm pulse on the Horn after every fourth LED pulse.

The Input/Output terminal (I/O) is used to interconnect SD2 units for multiple station applications.

The OPERATION MONITOR pulses a visible LED after every fourth IR LED pulse to indicate device operation. For a local smoke detection the LED is driven continuously.

The Horn Driver circuit self-oscillates with a piezoelectric element or enables an electro-mechanical horn when the Horn 2 pin is connected to V_{DD}.

Typical System — Non-Latching Single Station



Notes:
1. IR Diode
2. IR Photo Detectors

Pin Configuration



top view
16-pin DIP



top view
20-pin DIP/SOW 20

Chapter 16 – Package and Lead Bend Options

Package Options



TO-39 **(N2, B)**



TO-52 **(N9)**



TO-92 **(N3, L)**



TO-220 **(N5, D)**



DIP Plastic
(N6), (NA), (J), (P)



DIP Ceramic
(NC), (N7), (P), (C), (D)



TO-243 AA (SOT-89)
(N8)



SOT-23 **(K1)**



TO-3 **(N1)**



Die in Wafer Form
(NW)



Die in Waffle Pack
(ND, X)



20-Terminal
Ceramic LCC **(NF)**



J-Lead Chip Carrier
Plastic **(PC), (PJ)**
Ceramic **(DJ)**



SO Package **(NG)**



SO-8 Package
(LG, TG)

Package Options



SOW Package
(WG)



Ceramic Leaded
Chip Carrier
Std. Bend **(CS)**



Gullwing
Plastic **(PG)**
Ceramic **(DG)**



2-Sided Gullwing
Plastic **(PG)**



3-Sided Gullwing
Plastic **(PG)**
Ceramic **(DG)**



Die on Tape **(T)**

Lead Bend Options

Lead bend options are available in order to retrofit existing boards with small, cost effective, pin-compatible TO-92 packages, or for the purpose of surface mounting.



Figure 1
TO-92 leads bent for TO-18 or TO-52 pin circle (Ordering information: Option P015)*



Figure 2
TO-92 leads bent for reversed TO-18 or TO-52 pin circle (Ordering information: Option P016)*

*Lead lenghts are those of original components as shown in the Package Outline Section (i.e., uncropped, unless otherwise specified).



Figure 3
TO-92 leads bent for TO-5 or TO-39 pin circle (Ordering information: Option P017)*



Figure 4
TO-92 leads bent for reversed TO-5 or TO-39 pin circle (Ordering information: Option P018)*



Figure 5
TO-92 leads bent for TO-220 (Ordering information: Option P011)*

*Lead lenghts are those of original components as shown in the Package Outline Section (i.e., uncropped, unless otherwise specified).



Figure 6
TO-92 for surface mounting. Leads formed for pad spacing of 0.050" center to center. (Ordering information: Option P012)

Carrier Tape for SOT-23 (TO-236AB) Package



Notes:
1. Tape carrier – conductive PVC
2. Dimensions are in millimeters
3. Top cover tape – 0.1mm max
4. 7" reel (3K pcs.)

Carrier Tape for SOT-89 (TO-243AA) Package



Notes:

1. Tape carrier – Conductive PVC
2. Dimensions are in Millimeters
3. Top Cover Tape – 0.1mm Max
4. Ordering information:
   Use PO23 suffix for 7" reel (1K pcs.)
   Use PO24 suffix for 13" reel (2K pcs.).

TO-92 Taping Specifications and Winding Styles

(per EIA Standard RS468)



P	12.7 ± 0.5	H_0	16 ± 0.5
P_0	12.7 ± 0.2	F	$5^{+0.8}_{-0.2}$
P_1	3.85 ± 0.5	$F_1 - F_2$	± 0.3
P_2	6.35 ± 0.5	D_0	4 ± 0.2
P_3	6.35	t	0.7 ± 0.2
W	$18^{+1.0}_{-0.5}$	Δ_h	0 ± 1
W_0	6 ± 1	d	$0.50^{+0.06}_{-0.05}$ dia.
W_1	9 ± 0.5	R	0.8
W_2	Max. 0.5	α	45° – 60°
W_3	Min. 4.5	L	Max. 11
H	19.5 ± 0.5	Δ_C	0 ± 0.5

All dimensions in millimeters.

STYLE A (P003)

STYLE A IS PREFERRED



ROUNDED SIDE OF TRANSISTOR AND ADHESIVE TAPE VISIBLE

STYLE B (P004)



FLAT SIDE OF TRANSISTOR AND CARRIER STRIP VISIBLE
(ADHESIVE TAPE ON REVERSE SIDE)

STYLE C (P005)



ROUNDED SIDE OF TRANSISTOR AND ADHESIVE TAPE VISIBLE

STYLE D (P001)



FLAT SIDE OF TRANSISTOR AND CARRIER STRIP VISIBLE
(ADHESIVE TAPE ON REVERSE SIDE)

STYLE E (P002)

STYLE E IS PREFERRED



FLAT SIDE OF TRANSISTOR AND ADHESIVE TAPE VISIBLE

STYLE F (P006)



ROUNDED SIDE OF TRANSISTOR AND CARRIER STRIP VISIBLE
(ADHESIVE TAPE ON REVERSE SIDE)

STYLE G (P007)



FLAT SIDE OF TRANSISTOR AND ADHESIVE TAPE VISIBLE

STYLE H (P008)



ROUNDED SIDE OF TRANSISTOR AND CARRIER STRIP VISIBLE
(ADHESIVE TAPE ON REVERSE SIDE)

STYLE P (P013)



ROUNDED SIDE OF TRANSISTOR AND ADHESIVE TAPE VISIBLE

STYLE P IS EQUIVALENT TO STYLES A, B, C, D OF REEL PACK DEPENDING ON WHICH BOX-FLAP IS OPENED AND WHICH END OF THE BOX THE DEVICES ARE FED FROM.

STYLE M (P014)



FLAT SIDE OF TRANSISTOR AND ADHESIVE TAPE VISIBLE

STYLE M AMMO PACK IS EQUIVALENT TO STYLES E, F, G, H, OF REEL PACK DEPENDING ON WHICH BOX-FLAP IS OPENED AND WHICH END OF THE BOX THE DEVICES ARE FED-FROM.

Chapter 17 – Package Outlines

Package Outlines



TO-3 Metal Can "N1" Packages
2-Lead (Steel)



TO-39 Metal Can "N2" Package
3-Lead



TO-92 Plastic "N3" Package
3-Lead

Note: Circle (e.g. (B)) indicates JEDEC Reference.



TO-236AB (SOT-23)
Surface Mount "K1" Package



TO-243AA (SOT-89)
Surface Mount "N8" Package

TO-52 Metal Can "N9" Package
3-Lead

Note: Circle (e.g. Ⓑ) indicates JEDEC Reference.



TO-220 Power "N5" Package
3-Lead



14-Lead Ceramic Side-Brazed "N7" Package

Note: Circle (e.g. Ⓑ) indicates JEDEC Reference.



16-Lead Ceramic Side-Brazed Package



18-Lead Ceramic Side-Brazed Package

Note: Circle (e.g. (B)) indicates JEDEC Reference.



20-Lead Ceramic Side-Brazed Package



24-Lead Ceramic Side-Brazed Package

Note: Circle (e.g. (B)) indicates JEDEC Reference.



28-Lead Ceramic Side-Brazed Package



40-Lead Ceramic Side-Brazed Package

Note: Circle (e.g. Ⓑ) indicates JEDEC Reference.



8-Lead Plastic Dual-In Line Package



14-Lead Plastic Dual-In-Line "N6" Package

Note: Circle (e.g. (B)) indicates JEDEC Reference.



16-Lead Plastic Dual-In-Line Package



18-Lead Plastic Dual-In-Line Package

Note: Circle (e.g. (B)) indicates JEDEC Reference.



20-Lead Plastic Dual-In-Line Package



24-Lead Plastic Dual-In-Line Package

Note: Circle (e.g. (B)) indicates JEDEC Reference.



28-Lead Plastic Dual-In-Line Package



40-Lead Plastic Dual-In-Line Package

Note: Circle (e.g. (B)) indicates JEDEC Reference.



20-Lead Plastic "J" Bend Package



28-Lead Plastic Quad
"J" Bend Package

Note: Circle (e.g. Ⓑ) indicates JEDEC Reference.



44-Lead Plastic "J" Bend Package



84-Lead Quad Plastic Chip Carrier

Note: Circle (e.g. (B)) indicates JEDEC Reference.



8-Lead Small Outline "LG/TG" Package



14-Lead SO "NG" Package
(Narrow Body)

Note: Circle (e.g. Ⓑ) indicates JEDEC Reference.



18-Lead SO Package
(Narrow Body)



20-Lead SOW "WG" Package

Note: Circle (e.g. (B)) indicates JEDEC Reference.



28-Lead SOW Package
(Wide Body)



48-Lead TQFP "FG" Package

Note: Circle (e.g. Ⓑ) indicates JEDEC Reference.



Type "C" Leadless
20-Terminal Chip Carrier



36-Leaded C/C
Bend Option "CS" Package

Note: Circle (e.g. Ⓑ) indicates JEDEC Reference.



44-Lead Quad CERPAC "DJ" Package
(Gold Leads)



44-Lead Cerpac "J"-Bend M004 Suffix
(Solder Dip Leads)

Note: Circle (e.g. Ⓑ) indicates JEDEC Reference.



80-Lead Ceramic Quad Flat Package
("Gullwing" Package)



44-Lead Plastic Quad Flat Package
("Gullwing" Package - 3.9mm)

Note: Circle (e.g. Ⓑ) indicates JEDEC Reference.



60-Lead Plastic Quad Flat "PG" Package
("Gullwing" Package)



64-Lead 3-Sided Plastic Quad Flat "PG" Package
("Gullwing" Package)



80-Lead Plastic Quad Flat "PG" Package
("Gullwing" Package)

Chapter 18 – Die Specifications

Supertex inc.

DMOS Die Specifications Selector Guide

Supertex Part Number	Die Specification	Supertex Part Number	Die Specification	Supertex Part Number	Die Specification	Supertex Part Number	Die Specification
AN0116ND	AF01	TN0602ND	VF06	TP0616ND	VF06	VP0104ND	VF01
AN0120ND	AF01	TN0604ND	VF06	TP0620ND	VF06	VP0106ND	VF01
AN0130ND	AF01	TN0606ND	VF06	VN0104ND	VF01	VP0109ND	VF01
AN0132ND	AF01	TN0610ND	VF06	VN0106ND	VF01	VP0116ND	VF01
AN0140ND	AF01	TN0620ND	VF06	VN0109ND	VF01	VP0120ND	VF01
AP0116ND	AF01	TN0624ND	VF06	VN0116ND	VF01	VP0335ND	VF03
AP0120ND	AF01	TN0635ND	VF06	VN0120ND	VF01	VP0340ND	VF03
AP0130ND	AF01	TN0640ND	VF06	VN0335ND	VF03	VP0345ND	VF03
AP0132ND	AF01	TN0702ND	TN07	VN0340ND	VF03	VP0350ND	VF03
AP0140ND	AF01	TN2101ND	VF21	VN0345ND	VF03	VP0535ND	VF05
DN2530ND	VF25	TN2106ND	VF21	VN0350ND	VF03	VP0540ND	VF05
DN2535ND	VF25	TN2124ND	VF21	VN0355ND	VF03	VP0545ND	VF05
DN2540ND	VF25	TN2130ND	VF21	VN0360ND	VF03	VP0550ND	VF05
DN2620ND	VF26	TN2501ND	VF25	VN0535ND	VF05	VP0635ND	VF06
DN2624ND	VF26	TN2502ND	VF25	VN0540ND	VF05	VP0640ND	VF06
DN2635ND	VF26	TN2504ND	VF25	VN0545ND	VF05	VP0645ND	VF06
DN2640ND	VF26	TN2506ND	VF25	VN0550ND	VF05	VP0650ND	VF06
HT0130X	HT01	TN2510ND	VF25	VN0635ND	VF06	VP2106ND	VF21
HT0440ND	HT04	TN2520ND	VF25	VN0640ND	VF06	VP2110ND	VF21
LND150ND	LND1	TN2524ND	VF25	VN0645ND	VF06	VP2206ND	VF22
LP0701ND	LP07	TN2535ND	VF25	VN0650ND	VF06	VP2210ND	VF22
LP0801ND	LP08	TN2540ND	VF25	VN0655ND	VF06	VP3203ND	VF32
TN0102ND	VF01	TN2635ND	VF26	VN0660ND	VF06		
TN0104ND	VF01	TN2640ND	VF26	VN2106ND	VF21		
TN0106ND	VF01	TP0102ND	VF01	VN2110ND	VF21		
TN0110ND	VF01	TP0104ND	VF01	VN2206ND	VF22		
TN0520ND	VF05	TP0602ND	VF06	VN2210ND	VF22		
TN0524ND	VF05	TP0604ND	VF06	VN2220ND	VF22		
TN0535ND	VF05	TP0606ND	VF06	VN2224ND	VF22		
TN0540ND	VF05	TP0610ND	VF06	VN3205ND	VF32		

Supertex inc.

VF01/VF06
VF21/VF25
Die Specifications

VF01



Backside: Drain

VF06



Backside: Drain

VF21



Backside: Drain

VF25



Backside: Drain

All dimensions in mils.

Die Geometry	Dimensions			Backside[2] Metal	Bonding Pads[3]		Recommended Assembly Material		
	Length[1]	Width	Thickness		Material	Size	Wire[4]	Wire Size[4]	Preform[5]
VF01	42	42	11 ± 1.5	Au	Al-Si	5 x 5	Al	1.3	Au - Si Eutectic
VF06	70	50	11 ± 1.5	Au	Al-Si	8 x 15	Al	1.5	Au - Si Eutectic
VF21	30	30	9 ± 1.5	Au	Al-Si	6 x 5.5	Al	1.3	Au - Si Eutectic
VF25	45	45	11 ± 1.5	Au	Al-Si	6.4 x 6.6	Al	1.5	Au - Si Eutectic

Notes:
1. Maximum values
2. Standard Au back is alloyed for optimum eutectic die attach. Ag backing is optional.
3. Al-Cu-Si is used for higher operating current densities. Bond pad size represents smaller gate pad.
4. Bond wire size and material depends on AuTCB, TSB or Al USB.
5. Soft solder or organic die attach methods may be used with appropriate backmetal option.

VF03



Backside: Drain

VF22



Backside: Drain

LND1



Backside: Source

LP07



Backside Potential: Drain 6

All dimensions in mils.

Die Geometry	Dimensions			Backside[2] Metal	Bonding Pads[3]		Recommended Assembly Material		
	Length[1]	Width	Thickness		Material	Size	Wire[4]	Wire Size[4]	Preform[5]
VF03	146	118	11 ± 1.5	Au	Al-Si	15 x 20	Al	5	Au-Si Eutectic
VF22	105	70	11 ± 1.5	Au	Al-Si	20 x 27	Al	5	Au-Si Eutectic
LND1	30	30	11 ± 1.5	None	Al-Si	3.8 x 3.8	Au	1.0	Epoxy
LP07	50	70	11 ± 1.5	None	Al-Si	4.7 x 4.7	Al	1.5	Epoxy

Notes:
1. Maximum values
2. Standard Au back is alloyed for optimum eutectic die attach. Ag backing is optional.
3. Al-Cu-Si is used for higher operating current densities. Bond pad size represents smaller gate pad.
4. Bond wire size and material depends on AuTCB, TSB or Al USB.
5. Soft solder or organic die attach methods may be used with appropriate backmetal option.
6. Drain pad bonding is required.

VF05



Backside: Drain

VF13



Backside: Drain

VF26



Backside: Drain

TN07



Backside: Drain

All dimensions in mils.

Die Geometry	Dimensions			Backside[2] Metal	Bonding Pads[3]		Recommended Assembly Material		
	Length[1]	Width	Thickness		Material	Size	Wire[4]	Wire Size[4]	Preform[5]
VF05	43	41	11 ± 1.5	Au	Al-Si	5 x 5	Al	1.3	Au-Si Eutectic
VF13	30	30	11 ± 1.5	Au	Al-Si	4 x 4	Al	1.3	Au-Si Eutectic
VF26	70	70	11 ± 1.5	Au	Al-Si	4 x 6.25	Al	1.5	Au-Si Entectic
TN07	50	70	11 ± 1.5	Au	Al-Si	8 x 15	Al	1.5	Au-Si Eutectic

Notes:
1. Maximum values
2. Standard Au back is alloyed for optimum eutectic die attach. Ag backing is optional.
3. Al-Cu-Si is used for higher operating current densities. Bond pad size represents smaller gate pad.
4. Bond wire size and material depends on AuTCB, TSB or Al USB.
5. Soft solder or organic die attach methods may be used with appropriate backmetal option.

VF32



Backside: Drain

LP08



Backside: Drain

All dimensions in mils.

Die Geometry	Dimensions			Backside[2] Metal	Bonding Pads[3]		Recommended Assembly Material		
	Length[1]	Width	Thickness		Material	Size	Wire[4]	Wire Size[4]	Preform[5]
VF32	55	55	11 ± 1.5	Au	Al/Si	4 x 4	Al	1.3	Epoxy
LP08	30	30	11 ± 1.5	Au	Al/Si	3.8 x 3.8	Au	1.0	Epoxy

Notes:
1. Maximum values
2. Standard Au back is alloyed for optimum eutectic die attach. Ag backing is optional.
3. Al-Cu-Si is used for higher operating current densities. Bond pad size represents smaller gate pad.
4. Bond wire size and material depends on AuTCB, TSB or Al USB.
5. Soft solder or organic die attach methods may be used with appropriate backmetal option.

AF01



Backside Potential: Source[4]

HT01



Notes:
1. Outputs O_2 thru O_8 each require two (2) wire bonds connected off-chip, as shown.
2. Backside potential: V_{NN}.

All dimensions in mils.

Die Geometry	Dimensions			Backside Metal	Bonding Pads		Recommended Assembly Material		
	Length	Width[1]	Thickness		Material	Size[2]	Wire[3]	Wire Size[3]	Preform
AF01	36	97	21 ± 1.5	None	Al-Si	4 x 4	Al	1.25	Epoxy
HT01	68	136	21 ± 1.5	None	Al-Si	4 x 4	Al	1.25	Epoxy

Notes:
1. Maximum values
2. Bond pad size represents smallest pad.
3. Bond wire size and material depends on Au TCB, TSB or Al USB.
4. Source pad bonding is required.



Pad Coordinates in Microns

1	0; 0
2	253.5; -155.5
3	584.5; -153.0
4	519.0; 390.0
5	180.5; 407.5
6	-159.5; 407.5

LR6

Pad	Function
1	$+V_{IN}$
2	GND
3	V_{OUT}
4	Trim
5	GND
6	Gate

Note:
1. Backside potential: GND

All dimensions in mils.

Die Geometry	Dimensions			Backside Metal	Bonding Pads		Recommended Assembly Material		
	Length[1]	Width[1]	Thickness		Material	Size[2]	Wire[3]	Wire Size[3]	Preform
LR6	34	41	21 ± 1.5	None	Al/Si	4 x 4	Al	1.25	Epoxy

Notes:
1. Maximum values
2. Bond pad size represents smaller pad.
3. Bond wire size and material depends on AuTCB, TSB or Al USB.



Pad Coordinates in Microns

1	0; 0
2	142.0; 248.0
3	142.0; 705.5
4	-18.0; 775.5

LR7

Pad	Function
1	V_{IN}
2	V_{IN}
3	GND
4	V_{OUT}

Notes:
1. V_{IN} requires two (2) wire bonds connected off-chip.
2. Backside potential: GND

All dimensions in mils.

Die Geometry	Dimensions			Backside Metal	Bonding Pads		Recommended Assembly Material		
	Length[1]	Width[1]	Thickness		Material	Size[2]	Wire[3]	Wire Size[3]	Preform
LR7	31	48	21 ± 1.5	None	Al/Si	4 x 4	Al	1.25	Epoxy

Notes:
1. Maximum values
2. Bond pad size represents smallest pad.
3. Bond wire size and material depends on AuTCB, TSB or Al USB.



Pad Coordinates in Microns

1	0; 0
2	603.0; -13.0
3	1410.5; 4.0
4	1824.5; -4.0
5	1786.0; 1456.0
6	1274.0; 1456.0
7	607.0; 1494.0
8	17.0; 1479.0

HT04

Pad	Function
1	A
2	CLK
3	$-V_{OUTA}$
4	$+V_{OUTA}$
5	$+V_{OUTB}$
6	$-V_{OUTB}$
7	GND
8	B

Note:
1. Backside potential: GND

All dimensions in mils.

Die Geometry	Dimensions			Backside Metal	Bonding Pads		Recommended Assembly Material		
	Length[1]	Width[1]	Thickness		Material	Size[2]	Wire[3]	Wire Size[3]	Preform
HT04	72	84	21 ± 1.5	None	Al/Si	4 x 4	Al	1.25	Epoxy

Notes:
1. Maximum values
2. Bond pad size represents smaller gate pad.
3. Bond wire size and material depends on AuTCB, TSB or Al USB.



Pad Coordinates in Microns

1	0; 1926	41	4448; 2158
2	0; 1712	42	4448; 2372
3	0; 1498	43	4448; 2586
4	0; 1284	44	4448; 2800
5	0; 1070	45	4448; 3014
6	0; 856	46	4448; 3228
7	0; 642	47	4448; 3442
8	0; 428	48	4448; 3656
9	0; 214	49	4448; 3870
10	0; 0	50	4448; 4084
11	200; -255	51	4248; 4339
12	414; -255	52	4034; 4339
13	628; -255	53	3820; 4339
14	842; -255	54	3606; 4339
15	1056; -255	55	3392; 4339
16	1270; -255	56	3178; 4339
17	1484; -255	57	2964; 4339
18	1698; -255	58	2750; 4339
19	1912; -255	59	2536; 4339
20	2126; -255	60	2322; 4339
21	2340; -255	61	2108; 4339
22	2554; -255	62	1894; 4339
23	2768; -255	63	1680; 4339
24	2982; -255	64	1466; 4339
25	3196; -255	65	1252; 4339
26	3410; -255	66	1038; 4339
27	3624; -255	67	824; 4333
28	3838; -255	68	610; 4339
29	4052; -255	69	396; 4333
30	4266; -255	70	182; 4339
31	4448; 0	71	0; 4084
32	4448; 214	72	0; 3870
33	4448; 446	73	0; 3638
34	4448; 660	74	0; 3424
35	4448; 874	75	0; 3210
36	4448; 1088	76	0; 2996
37	4448; 1302	77	0; 2782
38	4448; 1516	78	0; 2588
39	4448; 1730	79	0; 2354
40	4448; 1944	80	0; 2140

Die Specifications

	mils	mm		
Die Size:	190 x 196	4.820 x 4.970	**Back Side Metal:**	None
Die Thickness:	20 ±1	0.50 ±0.02	**Back Side Potential:**	V_{SS}
Bond Pad Size:	4 x 4	0.10 x 0.10	**Die Attach Material:**	Epoxy Ablestick 84-1 or equal
Bond Wire Size:	1.3	0.03	**Bond Pad Metal:**	Al/Si

HV03

Pad	Function	Pad	Function
1	V_{DD}	41	$HV_{OUT}33$
2	$\overline{LE}$	42	$HV_{OUT}34$
3	DATA IN	43	$HV_{OUT}35$
4	$\overline{BL}$	44	$HV_{OUT}36$
5	$HV_{OUT}1$	45	$HV_{OUT}37$
6	$HV_{OUT}2$	46	$HV_{OUT}38$
7	$HV_{OUT}3$	47	$HV_{OUT}39$
8	$HV_{OUT}4$	48	$HV_{OUT}40$
9	$HV_{OUT}5$	49	$HV_{OUT}41$
10	$HV_{OUT}6$	50	$HV_{OUT}42$
11	GND	51	GND
12	GND	52	GND
13	$HV_{OUT}7$	53	$HV_{OUT}43$
14	$HV_{OUT}8$	54	$HV_{OUT}44$
15	$HV_{OUT}9$	55	$HV_{OUT}45$
16	$HV_{OUT}10$	56	$HV_{OUT}46$
17	$HV_{OUT}11$	57	$HV_{OUT}47$
18	$HV_{OUT}12$	58	$HV_{OUT}48$
19	$HV_{OUT}13$	59	$HV_{OUT}49$
20	$HV_{OUT}14$	60	$HV_{OUT}50$
21	$HV_{OUT}15$	61	$HV_{OUT}51$
22	$HV_{OUT}16$	62	$HV_{OUT}52$
23	$HV_{OUT}17$	63	$HV_{OUT}53$
24	$HV_{OUT}18$	64	$HV_{OUT}54$
25	$HV_{OUT}19$	65	$HV_{OUT}55$
26	$HV_{OUT}20$	66	$HV_{OUT}56$
27	$HV_{OUT}21$	67	$HV_{OUT}57$
28	$HV_{OUT}22$	68	$HV_{OUT}58$
29	GND	69	GND
30	GND	70	GND
31	$HV_{OUT}23$	71	$HV_{OUT}59$
32	$HV_{OUT}24$	72	$HV_{OUT}60$
33	$HV_{OUT}25$	73	$HV_{OUT}61$
34	$HV_{OUT}26$	74	$HV_{OUT}62$
35	$HV_{OUT}27$	75	$HV_{OUT}63$
36	$HV_{OUT}28$	76	$\overline{HV_{OUT}64}$
37	$HV_{OUT}29$	77	$\overline{POL}$
38	$HV_{OUT}30$	78	DATA OUT
39	$HV_{OUT}31$	79	CLK
40	$HV_{OUT}32$	80	GND

HV05

Pad	Function	Pad	Function
1	V_{DD}	41	$HV_{OUT}32$
2	$\overline{LE}$	42	$HV_{OUT}31$
3	DATA IN	43	$HV_{OUT}30$
4	$\overline{BL}$	44	$HV_{OUT}29$
5	$HV_{OUT}64$	45	$HV_{OUT}28$
6	$HV_{OUT}63$	46	$HV_{OUT}27$
7	$HV_{OUT}62$	47	$HV_{OUT}26$
8	$HV_{OUT}61$	48	$HV_{OUT}25$
9	$HV_{OUT}60$	49	$HV_{OUT}24$
10	$HV_{OUT}59$	50	$HV_{OUT}23$
11	GND	51	GND
12	GND	52	GND
13	$HV_{OUT}58$	53	$HV_{OUT}22$
14	$HV_{OUT}57$	54	$HV_{OUT}21$
15	$HV_{OUT}56$	55	$HV_{OUT}20$
16	$HV_{OUT}55$	56	$HV_{OUT}19$
17	$HV_{OUT}54$	57	$HV_{OUT}18$
18	$HV_{OUT}53$	58	$HV_{OUT}17$
19	$HV_{OUT}52$	59	$HV_{OUT}16$
20	$HV_{OUT}51$	60	$HV_{OUT}15$
21	$HV_{OUT}50$	61	$HV_{OUT}14$
22	$HV_{OUT}49$	62	$HV_{OUT}13$
23	$HV_{OUT}48$	63	$HV_{OUT}12$
24	$HV_{OUT}47$	64	$HV_{OUT}11$
25	$HV_{OUT}46$	65	$HV_{OUT}10$
26	$HV_{OUT}45$	66	$HV_{OUT}9$
27	$HV_{OUT}44$	67	$HV_{OUT}8$
28	$HV_{OUT}43$	68	$HV_{OUT}7$
29	GND	69	GND
30	GND	70	GND
31	$HV_{OUT}42$	71	$HV_{OUT}6$
32	$HV_{OUT}41$	72	$HV_{OUT}5$
33	$HV_{OUT}40$	73	$HV_{OUT}4$
34	$HV_{OUT}39$	74	$HV_{OUT}3$
35	$HV_{OUT}38$	75	$HV_{OUT}2$
36	$HV_{OUT}37$	76	$\overline{HV_{OUT}1}$
37	$HV_{OUT}36$	77	$\overline{POL}$
38	$HV_{OUT}35$	78	DATA OUT
39	$HV_{OUT}34$	79	CLK
40	$HV_{OUT}33$	80	GND



Pad Coordinates in Microns

1	0; 0
2	0; 378
3	0; 756
4	0; 2640
5	0; 3018
6	0; 3396
7	565; 3565
8	1265; 3565
9	1965 ; 3565
10	2665; 3565
11	3043; 3565
12	3368; 3565
13	3746; 3565
14	4124; 3535
15	4689; 3529
16	4689; 3151
17	4689; 2773
18	4689; 1150
19	4689; 772
20	4689; 394
21	4689; -49
22	4235; -49
23	3781; -49
24	3365; -49
25	2615; -49
26	2015; -49
27	1265; -49
28	535; -49

Die Specifications

	mils	mm		
Die Size:	210 x 159	5.330 x 4.030	**Back Side Metal:**	None
Die Thickness:	20 ±1	0.50 ±0.02	**Back Side Potential:**	V_{NN}
Bond Pad Size:	4.5 x 4.5	0.11 x 0.11	**Die Attach Material:**	Epoxy Ablestick 84-1 LMIS
Bond Wire Size:	1.3	0.03	**Bond Pad Metal:**	Al/Si

HV15

Pad	Function
1	N/C
2	Y6
3	Y4
4	V_{DD}
5	Y2
6	N/C
7	Y1
8	Y0
9	N/C
10	Y3
11	N/C
12	A
13	B
14	N/C
15	C
16	CL
17	$\overline{LE}$
18	N/C
19	V_{PP}
20	$\overline{CS2}$
21	GND
22	V_{NN}
23	$\overline{CS1}$
24	N/C
25	Y5
26	Y7
27	N/C
28	YC

HV16

Pad	Function
1	N/C
2	SW3
3	SW3
4	SW4
5	SW4
6	SW5
7	N/C
8	SW5
9	SW6
10	N/C
11	SW6
12	SW7
13	SW7
14	D_{OUT}
15	$\overline{LE}$
16	CK
17	D_{IN}
18	N/C
19	I_{DD}
20	GND
21	V_{NN}
22	V_{PP}
23	SW0
24	SW0
25	SW1
26	SW1
27	SW2
28	SW2

HV18

Pad	Function
1	N/C
2	SW3
3	SW3
4	SW4
5	SW4
6	SW5
7	SW5
8	SW6
9	SW6
10	SW7
11	SW7
12	D_{OUT}
13	CL
14	N/C
15	$\overline{LE}$
16	CLK
17	D_{IN}
18	N/C
19	V_{DD}
20	GND
21	V_{NN}
22	V_{PP}
23	SW0
24	SW0
25	SW1
26	SW1
27	SW2
28	SW2



Pad Coordinates in Microns

1	0; 0	17	4275; 2325
2	25; 500	18	4275; 2125
3	-25; 975	19	4275; 1925
4	0; 2700	20	4275; 1700
5	25; 3175	21	4275; 1500
6	0; 3675	22	4275; 1300
7	325; 3725	23	4275; 1075
8	2000; 3700	24	4275; 875
9	2475; 3725	25	4275; 675
10	2950; 3725	26	4275; 475
11	3425; 3725	27	4275; 275
12	4025; 3675	28	4025; -25
13	4275; 3375	29	3425; -50
14	4275; 2950	30	2950; -50
15	4275; 2750	31	2475; -50
16	4275; 2525	32	2000; -50
		33	325; -50

HV202

Pad	Function	Pad	Function	Pad	Function	Pad	Function
1	SW2	9	SW6	17	N/C	25	V_{DD}
2	SW3	10	SW7	18	N/C	26	GND
3	SW3	11	SW7	19	N/C	27	V_{NN}
4	SW4	12	Data out	20	N/C	28	V_{PP}
5	SW4	13	CLR	21	N/C	29	SW0
6	SW5	14	$\overline{LE}$	22	N/C	30	SW0
7	SW5	15	CLK	23	N/C	31	SW1
8	SW6	16	DIN	24	N/C	32	SW1
						33	SW2

Die Specifications

	mils	mm		
Die Size:	183 x 161	4.645 x 4.086	**Back Side Metal:**	None
Die Thickness:	20 ±1	0.50 ±0.02	**Back Side Potential:**	V_{NN}
Bond Pad Size:	4 x 4	0.10 x 0.10	**Die Attach Material:**	Epoxy Ablestick 84-1 LMIS
Bond Wire Size:	1.3	0.03	**Bond Pad Metal:**	Al/Si



Pad Coordinates in Microns

1	0; 0
2	-1; 302.5
3	0; 831
4	2; 3611
5	.5; 4156
6	-5.5; 4512
7	691; 4526
8	1148.5; 4527
9	1664.5; 4527
10	2104.5; 4527
11	2990.5; 4527
12	3622; 4525.5
13	4081.5; 4459.5
14	4081.5; 3763
15	4081.5; 3117
16	4081.5; 2279
17	4025.5; 1331
18	4029.5; 1051
19	4131.5; 285
20	3920.5; 84
21	2986.5; -70
22	2100.5; -85
23	1660.5; -85
24	1144.5; -85
25	677; -84

HV204
HV217/218
HV227/228

Pad	Function
1	SW2
2	SW3
3	SW3
4	SW4
5	SW4
6	SW5
7	SW5
8	SW6

Pad	Function
9	SW6
10	SW7
11	SW7
12	D_{OUT}
13	N/A (CL for HV204/227/228)
14	$\overline{LE}$
15	CLK
16	DIN

Pad	Function
17	V_{DD}
18	GND
19	V_{NN}
20	V_{PP}
21	SW0
22	SW0
23	SW1
24	SW1
25	SW2

Die Specifications

	mils	mm		
Die Size:	177 x 194	4.492 x 4.924	**Back Side Metal:**	None
Die Thickness:	20 ±1	0.50 ±0.02	**Back Side Potential:**	V_{NN}
Bond Pad Size:	4.5 x 4.5	0.11 x 0.11	**Die Attach Material:**	Epoxy Ablestick 84-1 LMIS
Bond Wire Size:	1.3	0.03	**Bond Pad Metal:**	Al/Si



Pad Coordinates in Microns

1	0 , 0	21	1793.5 , 4766.5
2	613.5 , 0	22	1557 , 4764.5
3	835.5 , 1.5	23	1234 , 4764.5
4	1041.5 , 1.5	24	1041.5 , 4769.5
5	1250.5 , 0	25	837 , 4769.5
6	1596.5 , 0	26	475.5 , 4764.5
7	1792.5 , 1.5	27	-102 , 4764.5
8	1992 , 1.5	28	-1220.5 , 4397.5
9	2249 , 0	29	-1220.5 , 3902
10	3185 , 0	30	-1220.5 , 3609
11	3553.5 , 21.5	31	-1220.5 , 3409
12	3561 , 420.5	32	-1220.5 , 3156
13	3655 , 2067	33	-1220.5 , 2660.5
14	3655 , 2286	34	-1220.5 , 2186.5
15	3655 , 2658.5	35	-1220.5 , 1691
16	3586.5 , 4327.5	36	-1220.5 , 1377.5
17	3563 , 4764.5	37	-1220.5 , 1176
18	2928.5 , 4764.5	38	-1220.5 , 800
19	2320.5 , 4764.5	39	-1220.5 , 304.5
20	1994.5 , 4766.5		

Pad	Function	Pad	Function	Pad	Function	Pad	Function
1	SW4	11	V_{NN}	21	SW14	31	SW9
2	SW4	12	V_{PP}	22	SW13	32	SW8
3	SW3	13	$D_{IN}1$	23	SW13	33	SW8
4	SW3	14	$\overline{LE}$	24	SW12	34	SW7
5	SW2	15	$D_{IN}2$	25	SW12	35	SW7
6	SW2	16	V_{DD}	26	SW11	36	SW6
7	SW1	17	GND	27	SW11	37	SW6
8	SW1	18	SW15	28	SW10	38	SW5
9	SW0	19	SW15	29	SW10	39	SW5
10	SW0	20	SW14	30	SW9		

Die Specifications

	mils	mm		
Die Size:	207 x 200	5.25 x 5.08	**Back Side Metal:**	None
Die Thickness:	20 ±1	0.50 ±0.02	**Back Side Potential:**	V_{NN}
Bond Pad Size:	4 x 4	0.10 x 0.10	**Die Attach Material:**	Epoxy Ablestick 84-1 LMIS
Bond Wire Size:	1.3	0.03	**Bond Pad Metal:**	Al/Si



Pad Coordinates in Microns

1	0; 0
2	-1; 302.5
3	0; 831
4	2; 3611
5	0.5; 4156
6	-5.5; 4472
7	691; 4818
8	1148; 4819
9	1664.5; 4819
10	2104.5; 4819
11	2990.5; 4819
12	3622; 4817.5
13	4081.5; 4751.5
14	4081.5; 4055
15	4081.5; 3117
16	4081.5; 2279
17	4025.5; 1131
18	4029.5; 851
19	4131.5; 43
20	3920.5; -208
21	2986.5; -362
22	2100.5; -377
23	1660.5; -377
24	1144.5; -377
25	677; -376

HV21/HV22

Pad	Function	Pad	Function	Pad	Function
1	SW2	9	SW6	17	V_{DD}
2	SW3	10	SW7	18	GND
3	SW3	11	SW7	19	V_{NN}
4	SW4	12	D_{OUT}	20	V_{PP}
5	SW4	13	N/C (CL for HV22)	21	SW0
6	SW5	14	$\overline{LE}$	22	SW0
7	SW5	15	CK	23	SW1
8	SW6	16	DIN	24	SW1
				25	SW2

Die Specifications

	mils	mm		
Die Size:	223 x 183	5.660 x 4.640	**Back Side Metal:**	None
Die Thickness:	20 ±1	0.50 ±0.02	**Back Side Potential:**	V_{NN}
Bond Pad Size:	4.5 x 4.5	0.11 x 0.11	**Die Attach Material:**	Epoxy Ablestick 84-1 LMIS
Bond Wire Size:	1.3	0.03	**Bond Pad Metal:**	Al/Si



Pad Coordinates in Microns

1	1222; 192	37	3162; 3370.5
2	1022; 62	38	3362; 3500.5
3	819; 192	39	3562.5; 3370.5
4	619; 62	40	3762.5; 3500.5
5	418.5; 192	41	3959.5; 3370.5
6	218.5; 62	42	4159.5; 3500.5
7	62.5; 240.5	43	4262; 3285.5
8	192.5; 440.5	44	4132; 3085.5
9	62; 641	45	4262; 2885
10	192; 841	46	4132; 2685
11	62; 1042	47	4262; 2484
12	192; 1242	48	4132; 2284
13	62; 1442.5	49	4262; 2083.5
14	192; 1642.5	50	4132; 1883.5
15	62; 1848.5	51	4262; 1677.5
16	192; 2048.5	52	4132; 1477.5
17	62; 2249	53	4262; 1277
18	192; 2449	54	4132; 1077
19	62; 2650	55	4262; 876
20	192; 2850	56	4132.5; 676
21	62; 3050.5	57	4262; 475.5
22	192; 3250.5	58	4266; 237.5
23	330; 3445	59	4108.5; 62
24	563.5; 3503	60	3908.5; 192
25	758.5; 3370.5	61	3709; 62
26	958.5; 3500.5	62	3509; 192
27	1159; 3370.5	63	3309; 62
28	1359; 3500.5	64	3109; 192
29	1560; 3370.5	65	2905.5; 4
30	1760; 3500.5	66	2704; 4
31	1960.5; 3370.5	67	2502.5; 4
32	2160.5; 3500.5	68	2311; 0
33	2360.5; 3370.5	69	2103; 0
34	2560.5; 3500.5	70	1901; 4
35	2761; 3370.5	71	1691; 0
36	2961; 3500.5	72	1426; 4

Die Specifications

	mils	mm		
Die Size:	184 x 156	4.670 x 3.960	**Back Side Metal:**	None
Die Thickness:	20 ±1	0.50 ±0.02	**Back Side Potential:**	GND
Bond Pad Size:	4 x 4	0.10 x 0.10	**Die Attach Material:**	Epoxy Ablestick 84-1 or Equal
Bond Wire Size:	1.3	0.03	**Bond Pad Metal:**	Al/Si

HV31

Pad	Function	Pad	Function	Pad	Function	Pad	Function
1	$HV_{OUT}64/1$	19	$HV_{OUT}46/19$	37	$HV_{OUT}28/37$	55	$HV_{OUT}10/55$
2	$HV_{OUT}63/2$	20	$HV_{OUT}45/20$	38	$HV_{OUT}27/38$	56	$HV_{OUT}9/56$
3	$HV_{OUT}62/3$	21	$HV_{OUT}44/21$	39	$HV_{OUT}26/39$	57	$HV_{OUT}8/57$
4	$HV_{OUT}61/4$	22	$HV_{OUT}43/22$	40	$HV_{OUT}25/40$	58	$HV_{OUT}7/58$
5	$HV_{OUT}60/5$	23	$HV_{OUT}42/23$	41	$HV_{OUT}24/41$	59	$HV_{OUT}6/59$
6	$HV_{OUT}59/6$	24	$HV_{OUT}41/24$	42	$HV_{OUT}23/42$	60	$HV_{OUT}5/60$
7	$HV_{OUT}58/7$	25	$HV_{OUT}40/25$	43	$HV_{OUT}22/43$	61	$HV_{OUT}4/61$
8	$HV_{OUT}57/8$	26	$HV_{OUT}39/26$	44	$HV_{OUT}21/44$	62	$HV_{OUT}3/62$
9	$HV_{OUT}56/9$	27	$HV_{OUT}38/27$	45	$HV_{OUT}20/45$	63	$HV_{OUT}2/63$
10	$HV_{OUT}55/10$	28	$HV_{OUT}37/28$	46	$HV_{OUT}19/46$	64	$HV_{OUT}1/64$
11	$HV_{OUT}54/11$	29	$HV_{OUT}36/29$	47	$HV_{OUT}18/47$	65	Output Enable
12	$HV_{OUT}53/12$	30	$HV_{OUT}35/30$	48	$HV_{OUT}17/48$	66	DATA IN
13	$HV_{OUT}52/13$	31	$HV_{OUT}34/31$	49	$HV_{OUT}16/49$	67	LE
14	$HV_{OUT}51/14$	32	$HV_{OUT}33/32$	50	$HV_{OUT}15/50$	68	V_{DD}
15	$HV_{OUT}50/15$	33	$HV_{OUT}32/33$	51	$HV_{OUT}14/51$	69	GND
16	$HV_{OUT}49/16$	34	$HV_{OUT}31/34$	52	$HV_{OUT}13/52$	70	CLK
17	$HV_{OUT}48/17$	35	$HV_{OUT}30/35$	53	$HV_{OUT}12/53$	71	DATA OUT
18	$HV_{OUT}47/18$	36	$HV_{OUT}29/36$	54	$HV_{OUT}11/54$	72	DIR

Note: Pad designation for DIR = H/L
Example: for DIR = H, Pad 1 is $HV_{OUT}64$
for DIR = L, Pad 1 is $HV_{OUT}1$



Pad Coordinates in Microns

1	0;0	39	2622; 5185
2	6; 187	40	3816; 5185
3	6; 359	41	3010; 5185
4	6; 531	42	3092; 4143
5	6; 703	43	3092; 3971
6	6; 875	44	3092; 3799
7	6; 1047	45	3092; 3627
8	6; 1219	46	3092; 3455
9	6; 1391	47	3092; 3283
10	6; 1563	48	3092; 3111
11	6; 1735	49	3092; 2939
12	6; 1907	50	3092; 2767
13	6; 2079	51	3092; 2595
14	6; 2251	52	3092; 2423
15	6; 2423	53	3092; 2251
16	6; 2595	54	3092; 2079
17	6; 2767	55	3092; 1907
18	6; 2939	56	3092; 1735
19	6; 3111	57	3092; 1563
20	6; 3283	58	3092; 1391
21	6; 3455	59	3092; 1219
22	6; 3627	60	3092; 1047
23	6; 3799	61	3092; 875
24	6; 3971	62	3092; 703
25	6; 4143	63	3092; 531
26	100; 5185	64	3092; 359
27	294; 5185	65	3092; 187
28	488; 5185	66	3100; 0
29	682; 5185	67	2976; -262
30	876; 5185	68	2676; -307
31	1070; 5185	69	2118; -307
32	1264; 5185	70	1896; -307
33	1458; 5185	71	1674; -307
34	1652; 5185	72	1512; -307
35	1846; 5185	73	1147; -307
36	2040; 5185	74	985; -307
37	2234; 5185	75	427; -307
38	2428; 5185	76	172; -262

Die Specifications

	mils	mm		
Die Size:	235 x 140	5.969 x 3.556	**Back Side Metal:**	None
Die Thickness:	20 ±1	0.50 ±0.02	**Back Side Potential:**	V_{PP}
Bond Pad Size:	4 x 4	0.10 x 0.10	**Die Attach Material:**	Epoxy Ablestick 84-1 or Equal
Bond Wire Size:	1.3	0.03	**Bond Pad Metal:**	Al/Si

HV34

Pad	Function	Pad	Function
1	V_{PP}	39	$HV_{OUT}27/38$
2	$HV_{OUT}64/1$	40	$HV_{OUT}26/39$
3	$HV_{OUT}63/2$	41	$HV_{OUT}25/40$
4	$HV_{OUT}62/3$	42	$HV_{OUT}24/41$
5	$HV_{OUT}61/4$	43	$HV_{OUT}23/42$
6	$HV_{OUT}60/5$	44	$HV_{OUT}22/43$
7	$HV_{OUT}59/6$	45	$HV_{OUT}21/44$
8	$HV_{OUT}58/7$	46	$HV_{OUT}20/45$
9	$HV_{OUT}57/8$	47	$HV_{OUT}19/46$
10	$HV_{OUT}56/9$	48	$HV_{OUT}18/47$
11	$HV_{OUT}55/10$	49	$HV_{OUT}17/48$
12	$HV_{OUT}54/11$	50	$HV_{OUT}16/49$
13	$HV_{OUT}53/12$	51	$HV_{OUT}15/50$
14	$HV_{OUT}52/13$	52	$HV_{OUT}14/51$
15	$HV_{OUT}51/14$	53	$HV_{OUT}13/52$
16	$HV_{OUT}50/15$	54	$HV_{OUT}12/53$
17	$HV_{OUT}49/16$	55	$HV_{OUT}11/54$
18	$HV_{OUT}48/17$	56	$HV_{OUT}10/55$
19	$HV_{OUT}47/18$	57	$HV_{OUT}9/56$
20	$HV_{OUT}46/19$	58	$HV_{OUT}8/57$
21	$HV_{OUT}45/20$	59	$HV_{OUT}7/58$
22	$HV_{OUT}44/21$	60	$HV_{OUT}6/59$
23	$HV_{OUT}43/22$	61	$HV_{OUT}5/60$
24	$HV_{OUT}42/23$	62	$HV_{OUT}4/61$
25	$HV_{OUT}41/24$	63	$HV_{OUT}3/62$
26	$HV_{OUT}40/25$	64	$HV_{OUT}2/63$
27	$HV_{OUT}39/26$	65	$HV_{OUT}1/64$
28	$HV_{OUT}38/27$	66	V_{PP}
29	$HV_{OUT}37/28$	67	D_{IO}
30	$HV_{OUT}36/29$	68	$\overline{LE}$
31	$HV_{OUT}35/30$	69	CLK
32	$HV_{OUT}34/31$	70	OGND
33	$HV_{OUT}33/32$	71	LGND
34	$HV_{OUT}32/33$	72	DIR
35	$HV_{OUT}31/34$	73	V_{DD}
36	$HV_{OUT}30/35$	74	$\overline{PL}$
37	$HV_{OUT}29/36$	75	$\overline{BL}$
38	$HV_{OUT}28/37$	76	D_{IO}

Note: Pad designation for DIR = H/L
Example: for DIR = H, Pad 2 is $HV_{OUT}64$
for DIR = L, Pad 2 is $HV_{OUT}1$



Pad Coordinates in Microns

1	0; 0	39	2622; 5185
2	6; 187	40	2816; 5185
3	6; 359	41	3010; 5185
4	6; 531	42	3092; 4143
5	6; 703	43	3092; 3971
6	6; 875	44	3092; 3799
7	6; 1047	45	3092; 3627
8	6; 1219	46	3092; 3455
9	6; 1391	47	3092; 3283
10	6; 1563	48	3092; 3111
11	6; 1735	49	3092; 2939
12	6; 1907	50	3092; 2767
13	6; 2079	51	3092; 2595
14	6; 2251	52	3092; 2423
15	6; 2423	53	3092; 2251
16	6; 2595	54	3092; 2079
17	6; 2767	55	3092; 1907
18	6; 2939	56	3092; 1735
19	6; 3111	57	3092; 1563
20	6; 3283	58	3092; 1391
21	6; 3455	59	3092; 1219
22	6; 3627	60	3092; 1047
23	6; 3799	61	3092; 875
24	6; 3971	62	3092; 703
25	6; 4143	63	3092; 531
26	100; 5185	64	3092; 359
27	294; 5185	65	3092; 187
28	488; 5185	66	3100; 0
29	682; 5185	67	2976; -262
30	876; 5185	68	2676; -307
31	1070; 5185	69	2118; -307
32	1264; 5185	70	1896; -307
33	1458; 5185	71	1674; -307
34	1652; 5185	72	1512; -307
35	1846; 5185	73	1147; -307
36	2040; 5185	74	985; -307
37	2234; 5185	75	427; -307
38	2428; 5185	76	172; -262

Die Specifications

	mils	mm		
Die Size:	235 x 140	5.969 x 3.556	**Back Side Metal:**	None
Die Thickness:	20 ±1	0.50 ±0.02	**Back Side Potential:**	V_{PP}
Bond Pad Size:	4 x 4	0.10 x 0.10	**Die Attach Material:**	Epoxy Ablestick 84-1 or Equal
Bond Wire Size:	1.3	0.03	**Bond Pad Metal:**	Al/Si

HV35

Pad	Function	Pad	Function
1	V_{PP}	39	$HV_{OUT}27/38$
2	$HV_{OUT}64/1$	40	$HV_{OUT}26/39$
3	$HV_{OUT}63/2$	41	$HV_{OUT}25/40$
4	$HV_{OUT}62/3$	42	$HV_{OUT}24/41$
5	$HV_{OUT}61/4$	43	$HV_{OUT}23/42$
6	$HV_{OUT}60/5$	44	$HV_{OUT}22/43$
7	$HV_{OUT}59/6$	45	$HV_{OUT}21/44$
8	$HV_{OUT}58/7$	46	$HV_{OUT}20/45$
9	$HV_{OUT}57/8$	47	$HV_{OUT}19/46$
10	$HV_{OUT}56/9$	48	$HV_{OUT}18/47$
11	$HV_{OUT}55/10$	49	$HV_{OUT}17/48$
12	$HV_{OUT}54/11$	50	$HV_{OUT}16/49$
13	$HV_{OUT}53/12$	51	$HV_{OUT}15/50$
14	$HV_{OUT}52/13$	52	$HV_{OUT}14/51$
15	$HV_{OUT}51/14$	53	$HV_{OUT}13/52$
16	$HV_{OUT}50/15$	54	$HV_{OUT}12/53$
17	$HV_{OUT}49/16$	55	$HV_{OUT}11/54$
18	$HV_{OUT}48/17$	56	$HV_{OUT}10/55$
19	$HV_{OUT}47/18$	57	$HV_{OUT}9/56$
20	$HV_{OUT}46/19$	58	$HV_{OUT}8/57$
21	$HV_{OUT}45/20$	59	$HV_{OUT}7/58$
22	$HV_{OUT}44/21$	60	$HV_{OUT}6/59$
23	$HV_{OUT}43/22$	61	$HV_{OUT}5/60$
24	$HV_{OUT}42/23$	62	$HV_{OUT}4/61$
25	$HV_{OUT}41/24$	63	$HV_{OUT}3/62$
26	$HV_{OUT}40/25$	64	$HV_{OUT}2/63$
27	$HV_{OUT}39/26$	65	$HV_{OUT}1/64$
28	$HV_{OUT}38/27$	66	V_{PP}
29	$HV_{OUT}37/28$	67	D_{IOB}
30	$HV_{OUT}36/29$	68	$\overline{LE}$
31	$HV_{OUT}35/30$	69	CLK
32	$HV_{OUT}34/31$	70	GND
33	$HV_{OUT}33/32$	71	V_{BIAS}
34	$HV_{OUT}32/33$	72	DIR
35	$HV_{OUT}31/34$	73	V_{DD}
36	$HV_{OUT}30/35$	74	$\overline{PL}$
37	$HV_{OUT}29/36$	75	$\overline{BL}$
38	$HV_{OUT}28/37$	76	D_{IOA}

Note: Pad designation for DIR = H/L
Example: for DIR = H, Pad 2 is $HV_{OUT}64$
for DIR = L, Pad 2 is $HV_{OUT}1$



Pad Coordinates in Microns

1	0; 0	27	3993; 2826.5
2	0; 158	28	3993; 2582.5
3	1; 316	29	3993; 2338.5
4	1; 474	30	3993; 2094.5
5	-9; 630.5	31	3993; 1850.5
6	-9; 874.5	32	3993; 1606.5
7	-9; 1118.5	33	3993; 1362.5
8	-9; 1362.5	34	3993; 1118.5
9	-9; 1606.5	35	3993; 874.5
10	-9; 1850.5	36	3993; 630.5
11	-6; 2094.5	37	3990; 474
12	-9; 2338.5	38	3990; 316
13	-9; 2582.5	39	3991; 158
14	-9; 2826.5	40	3991; 0
15	-9; 3070.5	41	3788; -107
16	-9; 3314.5	42	3471; -107
17	-9; 3558.5	43	3179; -107
18	-9; 3802.5	44	2578; -47
19	-9; 4046.5	45	2328; -47
20	1; 4297.5	46	2078; -107
21	3980; 4297.5	47	1770; -48
22	3980; 4046.5	48	1525; -48
23	3993; 3802.5	49	1270; -48
24	3993; 3558.5	50	1020; -48
25	3993; 3314.5	51	682; -107
26	3993; 3070.5	52	450; -107
		53	208; -107

HV38

Pad	Function	Pad	Function	Pad	Function	Pad	Function
1	HVGND	14	$HV_{OUT}7$	27	$HV_{OUT}26$	40	HVGND
2	$V_{PP}1$	15	$HV_{OUT}6$	28	$HV_{OUT}25$	41	Descent
3	VR	16	$HV_{OUT}5$	29	$HV_{OUT}24$	42	Count Clock
4	$V_{PP}2$	17	$HV_{OUT}4$	30	$HV_{OUT}23$	43	Load Count
5	$HV_{OUT}16$	18	$HV_{OUT}3$	31	$HV_{OUT}22$	44	V_{DD}
6	$HV_{OUT}15$	19	$HV_{OUT}2$	32	$HV_{OUT}21$	45	DIR
7	$HV_{OUT}14$	20	$HV_{OUT}1$	33	$HV_{OUT}20$	46	LVGND
8	$HV_{OUT}13$	21	$HV_{OUT}32$	34	$HV_{OUT}19$	47	D1
9	$HV_{OUT}12$	22	$HV_{OUT}31$	35	$HV_{OUT}18$	48	D2
10	$HV_{OUT}11$	23	$HV_{OUT}30$	36	$HV_{OUT}17$	49	D3
11	$HV_{OUT}10$	24	$HV_{OUT}29$	37	$V_{PP}2$	50	D4
12	$HV_{OUT}9$	25	$HV_{OUT}28$	38	VR	51	Shift Clock
13	$HV_{OUT}8$	26	$HV_{OUT}27$	39	$V_{PP}1$	52	N/C
						53	Ascent

Die Specifications

	mils	mm		
Die Size:	176 x 188	4.470 x 4.770	**Back Side Metal:**	None
Die Thickness:	20 ±1	0.50 ±0.02	**Back Side Potential:**	$V_{PP}1$
Bond Pad Size:	4 x 4	0.10 x 0.10	**Die Attach Material:**	Epoxy Ablestick 84-1 LMIS
Bond Wire Size:	1.3	0.03	**Bond Pad Metal:**	Al/Si



Pad Coordinates in Microns

1	0; 0	23	2990; 2827
2	-4.5; 312	24	3900.5; 2869.5
3	-4.5; 544	25	3896.5; 2682.5
4	-4.5; 776	26	3896.5; 2450.5
5	-4.5; 1008	27	3896.5; 2218.5
6	-4.5; 1240	28	3896.5; 1986.5
7	-4.5; 1472	29	3896.5; 1754.5
8	-4.5; 1704	30	3896.5; 1522.5
9	-4.5; 1936	31	3896.5; 1290.5
10	-4.5; 2168	32	3896.5; 1058.5
11	-4.5; 2400	33	3896.5; 826.5
12	-4.5; 2632	34	3896.5; 594.5
13	-6; 2846.5	35	3896.5; 362.5
14	902; 2827	36	3893.5; 8
15	1134; 2827	37	3249; 8
16	1366; 2827	38	2846; 8
17	1598; 2827	39	2443; 8
18	1830; 2827	40	2247.5; 8.5
19	2062; 2827	41	2047.5; 8.5
20	2294; 2827	42	1847.5; 8.5
21	2526; 2827	43	1639.5; 8
22	2758; 2827	44	888; 8
		45	526.5; 0

Die Specifications

	mils	mm		
Die Size:	129 x 171	3.270 x 4.340	**Back Side Metal:**	None
Die Thickness:	20 ±1	0.50 ±0.02	**Back Side Potential:**	V_{SS}
Bond Pad Size:	4 x 4	0.10 x 0.10	**Die Attach Material:**	Epoxy Ablestick 84-1 LMIS
Bond Wire Size:	1.3	0.03	**Bond Pad Metal:**	Al/Si

HV41	
Pad	**Function**
1	NC
2	$HV_{OUT}32$
3	$HV_{OUT}31$
4	$HV_{OUT}30$
5	$HV_{OUT}29$
6	$HV_{OUT}28$
7	$HV_{OUT}27$
8	$HV_{OUT}26$
9	$HV_{OUT}25$
10	$HV_{OUT}24$
11	$HV_{OUT}23$
12	$HV_{OUT}22$
13	NC
14	$HV_{OUT}21$
15	$HV_{OUT}20$
16	$HV_{OUT}19$
17	$HV_{OUT}18$
18	$HV_{OUT}17$
19	$HV_{OUT}16$
20	$HV_{OUT}15$
21	$HV_{OUT}14$
22	$HV_{OUT}13$
23	$HV_{OUT}12$
24	NC
25	$HV_{OUT}11$
26	$HV_{OUT}10$
27	$HV_{OUT}9$
28	$HV_{OUT}8$
29	$HV_{OUT}7$
30	$HV_{OUT}6$
31	$HV_{OUT}5$
32	$HV_{OUT}4$
33	$HV_{OUT}3$
34	$HV_{OUT}2$
35	$HV_{OUT}1$
36	NC
37	Data In
38	Strobe
39	NC
40	V_{DD}
41	V_{SS}
42	V_{SS}
43	Clock
44	Output Enable
45	Data Out

HV42	
Pad	**Function**
1	NC
2	$HV_{OUT}1$
3	$HV_{OUT}2$
4	$HV_{OUT}3$
5	$HV_{OUT}4$
6	$HV_{OUT}5$
7	$HV_{OUT}6$
8	$HV_{OUT}7$
9	$HV_{OUT}8$
10	$HV_{OUT}9$
11	$HV_{OUT}10$
12	$HV_{OUT}11$
13	NC
14	$HV_{OUT}12$
15	$HV_{OUT}13$
16	$HV_{OUT}14$
17	$HV_{OUT}15$
18	$HV_{OUT}16$
19	$HV_{OUT}17$
20	$HV_{OUT}18$
21	$HV_{OUT}19$
22	$HV_{OUT}20$
23	$HV_{OUT}21$
24	NC
25	$HV_{OUT}22$
26	$HV_{OUT}23$
27	$HV_{OUT}24$
28	$HV_{OUT}25$
29	$HV_{OUT}26$
30	$HV_{OUT}27$
31	$HV_{OUT}28$
32	$HV_{OUT}29$
33	$HV_{OUT}30$
34	$HV_{OUT}31$
35	$HV_{OUT}32$
36	NC
37	Data In
38	Strobe
39	NC
40	V_{DD}
41	V_{SS}
42	V_{SS}
43	Clock
44	Output Enable
45	Data Out

HV45	
Pad	**Function**
1	NC
2	$HV_{OUT}32$
3	$HV_{OUT}31$
4	$HV_{OUT}30$
5	$HV_{OUT}29$
6	$HV_{OUT}28$
7	$HV_{OUT}27$
8	$HV_{OUT}26$
9	$HV_{OUT}25$
10	$HV_{OUT}24$
11	$HV_{OUT}23$
12	$HV_{OUT}22$
13	NC
14	$HV_{OUT}21$
15	$HV_{OUT}20$
16	$HV_{OUT}19$
17	$HV_{OUT}18$
18	$HV_{OUT}17$
19	$HV_{OUT}16$
20	$HV_{OUT}15$
21	$HV_{OUT}14$
22	$HV_{OUT}13$
23	$HV_{OUT}12$
24	NC
25	$HV_{OUT}11$
26	$HV_{OUT}10$
27	$HV_{OUT}9$
28	$HV_{OUT}8$
29	$HV_{OUT}7$
30	$HV_{OUT}6$
31	$HV_{OUT}5$
32	$HV_{OUT}4$
33	$HV_{OUT}3$
34	$HV_{OUT}2$
35	$HV_{OUT}1$
36	NC
37	Blanking
38	Data In
39	LE
40	V_{DD}
41	V_{SS}
42	V_{SS}
43	Clock
44	Polarity
45	Data Out

HV46	
Pad	**Function**
1	NC
2	$HV_{OUT}1$
3	$HV_{OUT}2$
4	$HV_{OUT}3$
5	$HV_{OUT}4$
6	$HV_{OUT}5$
7	$HV_{OUT}6$
8	$HV_{OUT}7$
9	$HV_{OUT}8$
10	$HV_{OUT}9$
11	$HV_{OUT}10$
12	$HV_{OUT}11$
13	NC
14	$HV_{OUT}12$
15	$HV_{OUT}13$
16	$HV_{OUT}14$
17	$HV_{OUT}15$
18	$HV_{OUT}16$
19	$HV_{OUT}17$
20	$HV_{OUT}18$
21	$HV_{OUT}19$
22	$HV_{OUT}20$
23	$HV_{OUT}21$
24	NC
25	$HV_{OUT}22$
26	$HV_{OUT}23$
27	$HV_{OUT}24$
28	$HV_{OUT}25$
29	$HV_{OUT}26$
30	$HV_{OUT}27$
31	$HV_{OUT}28$
32	$HV_{OUT}29$
33	$HV_{OUT}30$
34	$HV_{OUT}31$
35	$HV_{OUT}32$
36	NC
37	Blanking
38	Data In
39	LE
40	V_{DD}
41	V_{SS}
42	V_{SS}
43	Clock
44	Polarity
45	Data Out



Pad Coordinates in Microns

1	0: 0	39	2071; 5301
2	0; 160	40	2247; 5301
3	0; 323	41	2423; 5301
4	0; 499	42	2558; 4547
5	0; 675	43	2558; 4371
6	0; 851	44	2558; 4195
7	0; 1027	45	2558; 4019
8	0; 1203	46	2558; 3843
9	0; 1379	47	2558; 3667
10	0; 1555	48	2558; 3491
11	0; 1731	49	2558; 3315
12	0; 1907	50	2558; 3139
13	0; 2083	51	2558; 2963
14	0; 2259	52	2558; 2787
15	0; 2435	53	2558; 2611
16	0; 2611	54	2558; 2435
17	0; 2787	55	2558; 2259
18	0; 2963	56	2558; 2083
19	0; 3139	57	2558; 1907
20	0; 3315	58	2558; 1731
21	0; 3491	59	2558; 1555
22	0; 3667	60	2558; 1379
23	0; 3843	61	2558; 1203
24	0; 4019	62	2558; 1027
25	0; 4195	63	2558; 851
26	0; 4371	64	2558; 675
27	0; 4547	65	2558; 499
28	135; 5301	66	2558; 323
29	311; 5301	67	2558; 160
30	487; 5301	68	2558; 0
31	663; 5301	69	2264; -266
32	839; 5301	70	1774; -266
33	1015; 5301	71	1614; -266
34	1191;5301	72	1431; -266
35	1367; 5301	73	1248; -266
36	1543; 5301	74	944; -266
37	1719; 5301	75	784; -266
38	1895; 5301	76	294; -266

Die Specifications

	mils	mm	
Die Size:	113 x 237	2.870 x 6.020	**Back Side Metal:**
Die Thickness:	20 ±1	0.50 ±0.02	**Back Side Potential:** V_{PP}
Bond Pad Size:	4 x 4	0.10 x 0.10	**Die Attach Material:**
Bond Wire Size:	1.3	0.03	**Bond Pad Metal:**

HV505
80 Pin Gullwing Package

Pad	Function	Pad	Function
1	D_{IOA}	39	$HV_{OUT}28/37$
2	V_{PP}	40	$HV_{OUT}27/38$
3	$HV_{OUT}64/1$	41	$HV_{OUT}26/39$
4	$HV_{OUT}63/2$	42	$HV_{OUT}25/40$
5	$HV_{OUT}62/3$	43	$HV_{OUT}24/41$
6	$HV_{OUT}61/4$	44	$HV_{OUT}23/42$
7	$HV_{OUT}60/5$	45	$HV_{OUT}22/43$
8	$HV_{OUT}59/6$	46	$HV_{OUT}21/44$
9	$HV_{OUT}58/7$	47	$HV_{OUT}20/45$
10	$HV_{OUT}57/8$	48	$HV_{OUT}19/46$
11	$HV_{OUT}56/9$	49	$HV_{OUT}18/47$
12	$HV_{OUT}55/10$	50	$HV_{OUT}17/48$
13	$HV_{OUT}54/11$	51	$HV_{OUT}16/49$
14	$HV_{OUT}53/12$	52	$HV_{OUT}15/50$
15	$HV_{OUT}52/13$	53	$HV_{OUT}14/51$
16	$HV_{OUT}51/14$	54	$HV_{OUT}13/52$
17	$HV_{OUT}50/15$	55	$HV_{OUT}12/53$
18	$HV_{OUT}49/16$	56	$HV_{OUT}11/54$
19	$HV_{OUT}48/17$	57	$HV_{OUT}10/55$
20	$HV_{OUT}47/18$	58	$HV_{OUT}9/56$
21	$HV_{OUT}46/19$	59	$HV_{OUT}8/57$
22	$HV_{OUT}45/20$	60	$HV_{OUT}7/58$
23	$HV_{OUT}44/21$	61	$HV_{OUT}6/59$
24	$HV_{OUT}43/22$	62	$HV_{OUT}5/60$
25	$HV_{OUT}42/23$	63	$HV_{OUT}4/61$
26	$HV_{OUT}41/24$	64	$HV_{OUT}3/62$
27	$HV_{OUT}40/25$	65	$HV_{OUT}2/63$
28	$HV_{OUT}39/26$	66	$HV_{OUT}1/64$
29	$HV_{OUT}38/27$	67	V_{PP}
30	$HV_{OUT}37/28$	68	D_{IOB}
31	$HV_{OUT}36/29$	69	LE
32	$HV_{OUT}35/30$	70	CLK
33	$HV_{OUT}34/31$	71	HVGND
34	$HV_{OUT}33/32$	72	GND
35	$HV_{OUT}32/33$	73	DIR
36	$HV_{OUT}31/34$	74	V_{DD}
37	$HV_{OUT}30/35$	75	POL
38	$HV_{OUT}29/36$	76	BL

Note:
Pad designation for DIR = H/L
Example: for DIR = H, Pad 3 is $HV_{OUT}64$
for DIR = L, Pad 3 is $HV_{OUT}1$



Pad Coordinates in Microns

1	0; 0	24	3900.5; 2869.5
2	-4.5; 312	25	3896.5; 2682.5
3	-4.5; 544	26	3896.5; 2450.5
4	-4.5; 776	27	3896.5; 2218.5
5	-4.5; 1008	28	3896.5; 1986.5
6	-4.5; 1240	29	3896.5; 1754.5
7	-4.5; 1472	30	3896.5; 1522.5
8	-4.5; 1704	31	3896.5; 1290.5
9	-4.5; 1936	32	3896.5; 1058.5
10	-4.5; 2168	33	3896.5; 826.5
11	-4.5; 2400	34	3896.5; 594.5
12	-4.5; 2632	35	3896.5; 362.5
13	-6; 2846.5	36	3093.5; 8
14	902; 2827	37	3249; 8
15	1134; 2827	38	2846; 8
16	1366; 2827	39	2443; 8
17	1598; 2827	40	2247.5; 8.5
18	1830; 2827	41	2047.5; 8.5
19	2062; 2827	42	1847.5; 8.5
20	2294; 2827	43	1639.5; 8
21	2526; 2827	44	888; 8
22	2758; 2827	45	526.5; 0
23	2990; 2827		

Die Specifications

	mils	mm		
Die Size:	129 x 171	3.270 x 4.340	**Back Side Metal:**	None
Die Thickness:	20 ±1	0.50 ±0.02	**Back Side Potential:**	GND
Bond Pad Size:	4 x 4	0.10 x 0.10	**Die Attach Material:**	Epoxy Ablestick 84-1 LMIS
Bond Wire Size:	1.3	0.03	**Bond Pad Metal:**	Al/Si

HV51	
Pad	**Function**
1	GND
2	$HV_{OUT}32$
3	$HV_{OUT}31$
4	$HV_{OUT}30$
5	$HV_{OUT}29$
6	$HV_{OUT}28$
7	$HV_{OUT}27$
8	$HV_{OUT}26$
9	$HV_{OUT}25$
10	$HV_{OUT}24$
11	$HV_{OUT}23$
12	$HV_{OUT}22$
13	GND
14	$HV_{OUT}21$
15	$HV_{OUT}20$
16	$HV_{OUT}19$
17	$HV_{OUT}18$
18	$HV_{OUT}17$
19	$HV_{OUT}16$
20	$HV_{OUT}15$
21	$HV_{OUT}14$
22	$HV_{OUT}13$
23	$HV_{OUT}12$
24	GND
25	$HV_{OUT}11$
26	$HV_{OUT}10$
27	$HV_{OUT}9$
28	$HV_{OUT}8$
29	$HV_{OUT}7$
30	$HV_{OUT}6$
31	$HV_{OUT}5$
32	$HV_{OUT}4$
33	$HV_{OUT}3$
34	$HV_{OUT}2$
35	$HV_{OUT}1$
36	GND
37	Data In
38	Strobe
39	NC
40	V_{DD}
41	GND
42	GND
43	Clock
44	Output Enable
45	Data Out

HV52	
Pad	**Function**
1	GND
2	$HV_{OUT}1$
3	$HV_{OUT}2$
4	$HV_{OUT}3$
5	$HV_{OUT}4$
6	$HV_{OUT}5$
7	$HV_{OUT}6$
8	$HV_{OUT}7$
9	$HV_{OUT}8$
10	$HV_{OUT}9$
11	$HV_{OUT}10$
12	$HV_{OUT}11$
13	GND
14	$HV_{OUT}12$
15	$HV_{OUT}13$
16	$HV_{OUT}14$
17	$HV_{OUT}15$
18	$HV_{OUT}16$
19	$HV_{OUT}17$
20	$HV_{OUT}18$
21	$HV_{OUT}19$
22	$HV_{OUT}20$
23	$HV_{OUT}21$
24	GND
25	$HV_{OUT}22$
26	$HV_{OUT}23$
27	$HV_{OUT}24$
28	$HV_{OUT}25$
29	$HV_{OUT}26$
30	$HV_{OUT}27$
31	$HV_{OUT}28$
32	$HV_{OUT}29$
33	$HV_{OUT}30$
34	$HV_{OUT}31$
35	$HV_{OUT}32$
36	GND
37	Data In
38	Strobe
39	NC
40	V_{DD}
41	GND
42	GND
43	Clock
44	Output Enable
45	Data Out

HV55	
Pad	**Function**
1	V_{SS}
2	$HV_{OUT}32$
3	$HV_{OUT}31$
4	$HV_{OUT}30$
5	$HV_{OUT}29$
6	$HV_{OUT}28$
7	$HV_{OUT}27$
8	$HV_{OUT}26$
9	$HV_{OUT}25$
10	$HV_{OUT}24$
11	$HV_{OUT}23$
12	$HV_{OUT}22$
13	V_{SS}
14	$HV_{OUT}21$
15	$HV_{OUT}20$
16	$HV_{OUT}19$
17	$HV_{OUT}18$
18	$HV_{OUT}17$
19	$HV_{OUT}16$
20	$HV_{OUT}15$
21	$HV_{OUT}14$
22	$HV_{OUT}13$
23	$HV_{OUT}12$
24	V_{SS}
25	$HV_{OUT}11$
26	$HV_{OUT}10$
27	$HV_{OUT}9$
28	$HV_{OUT}8$
29	$HV_{OUT}7$
30	$HV_{OUT}6$
31	$HV_{OUT}5$
32	$HV_{OUT}4$
33	$HV_{OUT}3$
34	$HV_{OUT}2$
35	$HV_{OUT}1$
36	V_{SS}
37	Blanking
38	Data In
39	Latch Enable
40	V_{DD}
41	V_{SS}
42	V_{SS}
43	Clock
44	Polarity
45	Data Out

HV56	
Pad	**Function**
1	V_{SS}
2	$HV_{OUT}1$
3	$HV_{OUT}2$
4	$HV_{OUT}3$
5	$HV_{OUT}4$
6	$HV_{OUT}5$
7	$HV_{OUT}6$
8	$HV_{OUT}7$
9	$HV_{OUT}8$
10	$HV_{OUT}9$
11	$HV_{OUT}10$
12	$HV_{OUT}11$
13	V_{SS}
14	$HV_{OUT}12$
15	$HV_{OUT}13$
16	$HV_{OUT}14$
17	$HV_{OUT}15$
18	$HV_{OUT}16$
19	$HV_{OUT}17$
20	$HV_{OUT}18$
21	$HV_{OUT}19$
22	$HV_{OUT}20$
23	$HV_{OUT}21$
24	V_{SS}
25	$HV_{OUT}22$
26	$HV_{OUT}23$
27	$HV_{OUT}24$
28	$HV_{OUT}25$
29	$HV_{OUT}26$
30	$HV_{OUT}27$
31	$HV_{OUT}28$
32	$HV_{OUT}29$
33	$HV_{OUT}30$
34	$HV_{OUT}31$
35	$HV_{OUT}32$
36	V_{SS}
37	Blanking
38	Data In
39	Latch Enable
40	V_{DD}
41	V_{SS}
42	V_{SS}
43	Clock
44	Polarity
45	Data Out



Pad Coordinates in Microns

1	0; 0	22	3522.5; 2200.5
2	0; 220	23	3522.5; 1980.5
3	0; 440	24	3522.5; 1760.5
4	0; 660	25	3522.5; 1540.5
5	0; 880	26	3522.5; 1320.5
6	0; 1100	27	3522.5; 1100.5
7	0; 1320	28	3522.5; 880.5
8	0; 1540	29	3522.5; 660.5
9	0; 1760	30	3522.5; 440.5
10	0; 1980	31	3522.5; 220.5
11	0; 2200	32	3522.5; 0.5
12	770.5; 2312	33	3069.25; -390.75
13	990.5; 2312	34	2666.75; -390.75
14	1210.5; 2312	35	2263.75; -390.75
15	1430.5; 2312	36	2062.75; -390.75
16	1650.5; 2312	37	1862.75; -390.75
17	1870.5; 2312	38	1662.75; -390.75
18	1870.5; 2312	39	1110.75; 390.75
19	2310.5; 2312	40	708.25; 390.75
20	2530.5; 2312	41	346.75; 390.75
21	2750.5; 2312		

Die Specifications

	mils	mm		
Die Size:	155 x 125	3.930 x 3.170	**Back Side Metal:**	None
Die Thickness:	20 ±1	0.50 ±0.02	**Back Side Potential:**	V_{PP}
Bond Pad Size:	4 x 4	0.10 x 0.10	**Die Attach Material:**	Epoxy Ablestick 84-1 or Equal
Bond Wire Size:	1.3	0.03	**Bond Pad Metal:**	Al/Si

Backside is V_{PP}

HV53	
Pad	**Function**
1	$HV_{OUT}1$
2	$HV_{OUT}2$
3	$HV_{OUT}3$
4	$HV_{OUT}4$
5	$HV_{OUT}5$
6	$HV_{OUT}6$
7	$HV_{OUT}7$
8	$HV_{OUT}8$
9	$HV_{OUT}9$
10	$HV_{OUT}10$
11	$HV_{OUT}11$
12	$HV_{OUT}12$
13	$HV_{OUT}13$
14	$HV_{OUT}14$
15	$HV_{OUT}15$
16	$HV_{OUT}16$
17	$HV_{OUT}17$
18	$HV_{OUT}18$
19	$HV_{OUT}19$
20	$HV_{OUT}20$
21	$HV_{OUT}21$
22	$HV_{OUT}22$
23	$HV_{OUT}23$
24	$HV_{OUT}24$
25	$HV_{OUT}25$
26	$HV_{OUT}26$
27	$HV_{OUT}27$
28	$HV_{OUT}28$
29	$HV_{OUT}29$
30	$HV_{OUT}30$
31	$HV_{OUT}31$
32	$HV_{OUT}32$
33	OE
34	Data In
35	LE
36	V_{DD}
37	V_{PP}
38	V_{SS}
39	CLK
40	NC
41	Data Out

HV54	
Pad	**Function**
1	$HV_{OUT}32$
2	$HV_{OUT}31$
3	$HV_{OUT}30$
4	$HV_{OUT}29$
5	$HV_{OUT}28$
6	$HV_{OUT}27$
7	$HV_{OUT}26$
8	$HV_{OUT}25$
9	$HV_{OUT}24$
10	$HV_{OUT}23$
11	$HV_{OUT}22$
12	$HV_{OUT}21$
13	$HV_{OUT}20$
14	$HV_{OUT}19$
15	$HV_{OUT}18$
16	$HV_{OUT}17$
17	$HV_{OUT}16$
18	$HV_{OUT}15$
19	$HV_{OUT}14$
20	$HV_{OUT}13$
21	$HV_{OUT}12$
22	$HV_{OUT}11$
23	$HV_{OUT}10$
24	$HV_{OUT}9$
25	$HV_{OUT}8$
26	$HV_{OUT}7$
27	$HV_{OUT}6$
28	$HV_{OUT}5$
29	$HV_{OUT}4$
30	$HV_{OUT}3$
31	$HV_{OUT}2$
32	$HV_{OUT}1$
33	OE
34	Data In
35	LE
36	V_{DD}
37	V_{PP}
38	V_{SS}
39	CLK
40	NC
41	Data Out

HV57	
Pad	**Function**
1	$HV_{OUT}1$
2	$HV_{OUT}2$
3	$HV_{OUT}3$
4	$HV_{OUT}4$
5	$HV_{OUT}5$
6	$HV_{OUT}6$
7	$HV_{OUT}7$
8	$HV_{OUT}8$
9	$HV_{OUT}9$
10	$HV_{OUT}10$
11	$HV_{OUT}11$
12	$HV_{OUT}12$
13	$HV_{OUT}13$
14	$HV_{OUT}14$
15	$HV_{OUT}15$
16	$HV_{OUT}16$
17	$HV_{OUT}17$
18	$HV_{OUT}18$
19	$HV_{OUT}19$
20	$HV_{OUT}20$
21	$HV_{OUT}21$
22	$HV_{OUT}22$
23	$HV_{OUT}23$
24	$HV_{OUT}24$
25	$HV_{OUT}25$
26	$HV_{OUT}26$
27	$HV_{OUT}27$
28	$HV_{OUT}28$
29	$HV_{OUT}29$
30	$HV_{OUT}30$
31	$HV_{OUT}31$
32	$HV_{OUT}32$
33	Blanking
34	Data In
35	Latch Enable
36	V_{DD}
37	V_{PP}
38	V_{SS}
39	CLK
40	Polarity
41	Data Out

HV58	
Pad	**Function**
1	$HV_{OUT}32$
2	$HV_{OUT}31$
3	$HV_{OUT}30$
4	$HV_{OUT}29$
5	$HV_{OUT}28$
6	$HV_{OUT}27$
7	$HV_{OUT}26$
8	$HV_{OUT}25$
9	$HV_{OUT}24$
10	$HV_{OUT}23$
11	$HV_{OUT}22$
12	$HV_{OUT}21$
13	$HV_{OUT}20$
14	$HV_{OUT}19$
15	$HV_{OUT}18$
16	$HV_{OUT}17$
17	$HV_{OUT}16$
18	$HV_{OUT}15$
19	$HV_{OUT}14$
20	$HV_{OUT}13$
21	$HV_{OUT}12$
22	$HV_{OUT}11$
23	$HV_{OUT}10$
24	$HV_{OUT}9$
25	$HV_{OUT}8$
26	$HV_{OUT}7$
27	$HV_{OUT}6$
28	$HV_{OUT}5$
29	$HV_{OUT}4$
30	$HV_{OUT}3$
31	$HV_{OUT}2$
32	$HV_{OUT}1$
33	Blanking
34	Data In
35	Latch Enable
36	V_{DD}
37	V_{PP}
38	V_{SS}
39	CLK
40	Polarity
41	Data Out



Pad Coordinates in Microns

1	0; 0	21	1770; 3698
2	-77; 796	22	1978; 3698
3	-77; 1004	23	2056.5; 2891
4	-77; 1215	24	2056.5; 2680
5	-77; 1423	25	2056.5; 2472
6	-77; 1634	26	2056.5; 2261
7	-77; 1842	27	2056.5; 2053
8	-77; 2053	28	2056.5; 1842
9	-77; 2261	29	2056.5; 1634
10	-77; 2472	30	2056.5; 1423
11	-77; 2680	31	2056.5; 1215
12	-77; 2891	32	2056.5; 1004
13	1.5; 3698	33	2056.5; 796
14	209.5; 3698	34	1979.5; 0
15	420.5; 3698	35	1768.5; 0
16	668; 3658	36	-1484.5; 78
17	868; 3658	37	1148.5; 78
18	1088; 3658	38	812.5; 78
19	1288; 3658	39	476.5; 78
20	1559; 3698	40	211; 0

HV518

Pad	Function	Pad	Function	Pad	Function	Pad	Function
1	$HV_{OUT}18$	11	$HV_{OUT}28$	21	$HV_{OUT}2$	31	$HV_{OUT}12$
2	$HV_{OUT}19$	12	$HV_{OUT}29$	22	$HV_{OUT}3$	32	$HV_{OUT}13$
3	$HV_{OUT}20$	13	$HV_{OUT}30$	23	$HV_{OUT}4$	33	$HV_{OUT}14$
4	$HV_{OUT}21$	14	$HV_{OUT}31$	24	$HV_{OUT}5$	34	$HV_{OUT}15$
5	$HV_{OUT}22$	15	$HV_{OUT}32$	25	$HV_{OUT}6$	35	$HV_{OUT}16$
6	$HV_{OUT}23$	16	Serial out	26	$HV_{OUT}7$	36	Latch Enable
7	$HV_{OUT}24$	17	V_{PP}	27	$HV_{OUT}8$	37	Clock
8	$HV_{OUT}25$	18	V_{DD}	28	$HV_{OUT}9$	38	GND
9	$HV_{OUT}26$	19	Data In	29	$HV_{OUT}10$	39	Strobe
10	$HV_{OUT}27$	20	$HV_{OUT}1$	30	$HV_{OUT}11$	40	$HV_{OUT}17$

Die Specifications

	mils	mm		
Die Size:	101 x 163	2.560 x 4.140	**Back Side Metal:**	None
Die Thickness:	20 ±1	0.50 ±0.02	**Back Side Potential:**	V_{PP}
Bond Pad Size:	4 x 4	0.10 x 0.10	**Die Attach Material:**	Epoxy Ablestick 84-1 or equal
Bond Wire Size:	1.3	0.03	**Bond Pad Metal:**	Al/Si

Backside is V_{PP}



Note:
1 HV_{OUT} location is dependent on DIR pin. The label above is for DIR high.

Pad Coordinates in Microns

1	0; 0	44	2732; -4989
2	160; .50	45	2572; -4989
3	320; .50	46	2412; -4989
4	480; .50	47	2108.5; -4989
5	640; 0	48	1886.5; -4937.5
6	800; .50	49	1726.5; -4937.5
7	960; .50	50	1528.5; -4932.5
8	1120; .50	51	1293; -4989
9	1280; .50	52	1032; -4989
10	1452; .50	53	834; -4989
11	1612; .50	54	438.5; -4989
12	1772; .50	55	221.5; -4989
13	1932; .50	56	19.5; -4989
14	2092; .50	57	0; -4433
15	2252; .50	58	0; -4249.5
16	2412; .50	59	0; -4089.5
17	2572; .50	60	0; -3929.5
18	2732; 0	61	0; -3769.5
19	2732; -569.5	62	0; -3609.5
20	2732; -729.5	63	0; -3449.5
21	2732; -889.5	64	0; -3289.5
22	2732; -1049.5	65	0; -3129.5
23	2732; -1209.5	66	0; -2969.5
24	2732; -1369.5	67	0; -2809.5
25	2732; -1529.5	68	0; -2649.5
26	2732; -1689.5	69	0; -2489.5
27	2732; -1849.5	70	0; -2329.5
28	2732; -2009.5	71	0; -2169.5
29	2732; -2169.5	72	0; -2009.5
30	2732; -2329.5	73	0; -1849.5
31	2732; -2489.5	74	0; -1689.5
32	2732; -2649.5	75	0; -1529.5
33	2732; -2809.5	76	0; -1369.5
34	2732; -2969.5	77	0; -1209.5
35	2732; -3129.5	78	0; -1049.5
36	2732; -3289.5	79	0; -889.5
37	2732; -3449.5	80	0; -729.5
38	2732; -3609.5	81	0; -569.5
39	2732; -3769.5		
40	2732; -3929.5		
41	2732; -4089.5		
42	2732; -4250.5		
43	2751.5; -4450.5		

Die Specifications

	mils	mm		
Die Size:	123 x 212	3.12 x 5.38	**Back Side Metal:**	None
Die Thickness:	20 ±1	0.50 ±0.02	**Back Side Potential:**	V_{DD}
Bond Pad Size:	4 x 4	0.10 x 0.10	**Die Attach Material:**	Epoxy Ablestick 84-1 or equal
Bond Wire Size:	1.3	0.03	**Bond Pad Metal:**	Al/Si

HV570

Pad	Function
1	V_{DD}
2	$HV_{OUT}25$
3	$HV_{OUT}26$
4	$HV_{OUT}27$
5	$HV_{OUT}28$
6	$HV_{OUT}29$
7	$HV_{OUT}30$
8	$HV_{OUT}31$
9	$HV_{OUT}32$
10	$HV_{OUT}33$
11	$HV_{OUT}34$
12	$HV_{OUT}35$
13	$HV_{OUT}36$
14	$HV_{OUT}37$
15	$HV_{OUT}38$
16	$HV_{OUT}39$
17	$HV_{OUT}40$
18	V_{DD}
19	$HV_{OUT}41$
20	$HV_{OUT}42$
21	$HV_{OUT}43$
22	$HV_{OUT}44$
23	$HV_{OUT}45$
24	$HV_{OUT}46$
25	$HV_{OUT}47$
26	$HV_{OUT}48$
27	$HV_{OUT}49$
28	$HV_{OUT}50$
29	$HV_{OUT}51$
30	$HV_{OUT}52$
31	$HV_{OUT}53$
32	$HV_{OUT}54$
33	$HV_{OUT}55$
34	$HV_{OUT}56$
35	$HV_{OUT}57$
36	$HV_{OUT}58$
37	$HV_{OUT}59$
38	$HV_{OUT}60$
39	$HV_{OUT}61$
40	$HV_{OUT}62$
41	$HV_{OUT}63$
42	$HV_{OUT}64$
43	V_{DD}
44	VBP
45	+IN
46	DQ3
47	DQ4
48	-IN
49	-IN
50	DIR
51	VSS
52	BLANKING
53	CLOCK
54	LATCH ENABLE
55	DQ2
56	DQ1
57	VDD
58	$HV_{OUT}1$
59	$HV_{OUT}2$
60	$HV_{OUT}3$
61	$HV_{OUT}4$
62	$HV_{OUT}5$
63	$HV_{OUT}6$
64	$HV_{OUT}7$
65	$HV_{OUT}8$
66	$HV_{OUT}9$
67	$HV_{OUT}10$
68	$HV_{OUT}11$
69	$HV_{OUT}12$
70	$HV_{OUT}13$
71	$HV_{OUT}14$
72	$HV_{OUT}15$
73	$HV_{OUT}16$
74	$HV_{OUT}17$
75	$HV_{OUT}18$
76	$HV_{OUT}19$
77	$HV_{OUT}20$
78	$HV_{OUT}21$
79	$HV_{OUT}22$
80	$HV_{OUT}23$
81	$HV_{OUT}24$



Pad Coordinates in Microns

1	0: 0	41	2798; 4204
2	0; 160	42	2872; 3520
3	0; 320	43	2872; 3360
4	0; 480	44	2872; 3200
5	0; 640	45	2872; 3040
6	0; 800	46	2872; 2880
7	0; 960	47	2872; 2720
8	0; 1120	48	2872; 2560
9	0; 1280	49	2872; 2400
10	0; 1440	50	2872; 2240
11	0; 1600	51	2872; 2080
12	0; 1760	52	2872; 1920
13	0; 1920	53	2872; 1760
14	0; 2080	54	2872; 1600
15	0; 2240	55	2872; 1440
16	0; 2400	56	2872; 1280
17	0; 2560	57	2872; 1120
18	0; 2720	58	2872; 960
19	0; 2880	59	2872; 800
20	0; 3040	60	2872; 640
21	0; 3200	61	2872; 480
22	0; 3360	62	2872; 320
23	0; 3520	63	2872; 160
24	78; 4204	64	2872; 0
25	238; 4204	65	2872; -218.5
26	398; 4204	66	2740; -537
27	558; 4204	67	2383; -713
28	718; 4204	68	2195; -713
29	878; 4204	69	2025; -713
30	1038; 4204	70	1843; -713
31	1198; 4204	71	1614.5; -713
32	1358; 4204	72	1386; -713
33	1518; 4204	73	1216; -713
34	1678; 4204	74	1046; -713
35	1838; 4204	75	840; -713
36	1998; 4204	76	670; -713
37	2158; 4204	77	472; -713
38	2318; 4204	78	302; -713
39	2478; 4204	79	132; -713
40	2638; 4204	80	132; -280

Die Specifications

	mils	mm		
Die Size:	211 x 125	5.359 x 3.175	**Back Side Metal:**	None
Die Thickness:	20 ±1	0.50 ±0.02	**Back Side Potential:**	V_{PP}
Bond Pad Size:	4 x 4	0.10 x 0.10	**Die Attach Material:**	Epoxy Ablestick 84-1 or equal
Bond Wire Size:	1.3	0.03	**Bond Pad Metal:**	Al/Si

HV577

Pad	Function	Pad	Function	Pad	Function	Pad	Function
1	$HV_{OUT}1/64$	21	$HV_{OUT}21/44$	41	$HV_{OUT}41/24$	61	$HV_{OUT}61/4$
2	$HV_{OUT}2/63$	22	$HV_{OUT}22/43$	42	$HV_{OUT}42/23$	62	$HV_{OUT}62/3$
3	$HV_{OUT}3/62$	23	$HV_{OUT}23/42$	43	$HV_{OUT}43/22$	63	$HV_{OUT}63/2$
4	$HV_{OUT}4/61$	24	$HV_{OUT}24/41$	44	$HV_{OUT}44/21$	64	$HV_{OUT}64/1$
5	$HV_{OUT}5/60$	25	$HV_{OUT}25/40$	45	$HV_{OUT}45/20$	65	V_{PP}
6	$HV_{OUT}6/59$	26	$HV_{OUT}26/39$	46	$HV_{OUT}46/19$	66	$D_{OUT}1/D_{IN}4$ (B)
7	$HV_{OUT}7/58$	27	$HV_{OUT}27/38$	47	$HV_{OUT}47/18$	67	$D_{OUT}2/D_{IN}3$ (B)
8	$HV_{OUT}8/57$	28	$HV_{OUT}28/37$	48	$HV_{OUT}48/17$	68	$D_{OUT}3/D_{IN}2$ (B)
9	$HV_{OUT}9/56$	29	$HV_{OUT}29/36$	49	$HV_{OUT}49/16$	69	$D_{OUT}4/D_{IN}1$ (B)
10	$HV_{OUT}10/55$	30	$HV_{OUT}30/35$	50	$HV_{OUT}50/15$	70	$\overline{POL}$
11	$HV_{OUT}11/54$	31	$HV_{OUT}31/34$	51	$HV_{OUT}51/14$	71	GND
12	$HV_{OUT}12/53$	32	$HV_{OUT}32/33$	52	$HV_{OUT}52/13$	72	DIR
13	$HV_{OUT}13/52$	33	$HV_{OUT}33/32$	53	$HV_{OUT}53/12$	73	V_{DD}
14	$HV_{OUT}14/51$	34	$HV_{OUT}34/31$	54	$HV_{OUT}54/11$	74	$\overline{BL}$
15	$HV_{OUT}15/50$	35	$HV_{OUT}35/30$	55	$HV_{OUT}55/10$	75	$\overline{CLK}$
16	$HV_{OUT}16/49$	36	$HV_{OUT}36/29$	56	$HV_{OUT}56/9$	76	$\overline{LE}$
17	$HV_{OUT}17/48$	37	$HV_{OUT}37/28$	57	$HV_{OUT}57/8$	77	$D_{IN}4/D_{OUT}1$ (A)
18	$HV_{OUT}18/47$	38	$HV_{OUT}38/27$	58	$HV_{OUT}58/7$	78	$D_{IN}3/D_{OUT}2$ (A)
19	$HV_{OUT}19/46$	39	$HV_{OUT}39/26$	59	$HV_{OUT}59/6$	79	$D_{IN}2/D_{OUT}3$ (A)
20	$HV_{OUT}20/45$	40	$HV_{OUT}40/25$	60	$HV_{OUT}60/5$	80	$D_{IN}1/D_{OUT}4$ (A)

Note:

Pad designation for DIR = H/L

Example: for DIR = H, Pad 1 is $HV_{OUT}1$
for DIR = L, Pad 1 is $HV_{OUT}64$



Pad Coordinates in Microns

1	-53.5; 450	25	3593; 5142.5
2	-53.5; 730	26	3872; 5142.5
3	-53.5; 1010	27	4148.5; 5109.5
4	-53.5; 1290	28	4154.4; 3952
5	-53.5; 1570	29	4218; 3662
6	053; 1850	30	4146.5; 2690
7	-53.5; 2130	31	4146.5; 2409
8	-53.5; 2410	32	4146.5; 2130
9	-53.5; 2690	33	4146.5; 1849
10	-120; 3676.5	34	4146.5; 1570
11	-45; 3966	35	4146.5; 1289
12	-45; 3966	36	4146.5; 1010
13	223; 5142.5	37	4146.5; 729
14	512; 5142.5	38	4146.5; 450
15	793; 5142.5	39	4092.5; -30
16	1072; 5142.5	40	3801; -70.5
17	1353; 5142.5	41	3491; -32.5
18	1632; 5142.5	42	3007; -32.5
19	1913; 5142.5	43	2702; -32.5
20	2192; 5142.5	44	2392; -32.5
21	2473; 5142.5	45	1599; -32.5
22	2752; 5142.5	46	1060; -32.5
23	3033; 5142.5	47	537.5; -61
24	3312; 5142.5	48	0; 0

HV60

Pad	Function	Pad	Function	Pad	Function	Pad	Function	Pad	Function
1	$HV_{OUT}1$	11	V_{NN}	21	$HV_{OUT}18$	31	$HV_{OUT}25$	41	$V_{DD}(2)+5$
2	$HV_{OUT}2$	12	GND	22	$HV_{OUT}19$	32	$HV_{OUT}26$	42	ENABLE
3	$HV_{OUT}3$	13	$HV_{OUT}10$	23	$HV_{OUT}20$	33	$HV_{OUT}27$	43	$V_{DD}(1)-5$
4	$HV_{OUT}4$	14	$HV_{OUT}11$	24	$HV_{OUT}21$	34	$HV_{OUT}28$	44	$\overline{\text{CLEAR}}$
5	$HV_{OUT}5$	15	$HV_{OUT}12$	25	$HV_{OUT}22$	35	$HV_{OUT}29$	45	CLOCK
6	$HV_{OUT}6$	16	$HV_{OUT}13$	26	$HV_{OUT}23$	36	$HV_{OUT}30$	46	PHASE SHIFT
7	$HV_{OUT}7$	17	$HV_{OUT}14$	27	GND	37	$HV_{OUT}31$	47	GND
8	$HV_{OUT}8$	18	$HV_{OUT}15$	28	V_{NN}	38	$HV_{OUT}32$	48	DATA IN
9	$HV_{OUT}9$	19	$HV_{OUT}16$	29	V_{PP}	39	DATA OUT		
10	V_{PP}	20	$HV_{OUT}17$	30	$HV_{OUT}24$	40	GND		

Die Specifications

	mils	mm		
Die Size:	184 x 224	4.670 x 5.680	**Back Side Metal:**	None
Die Thickness:	20 ±1	0.50 ±0.02	**Back Side Potential:**	V_{PP}
Bond Pad Size:	4 x 4	0.10 x 0.10	**Die Attach Material:**	Epoxy Ablestick 84-1 or equal
Bond Wire Size:	1.3	0.03	**Bond Pad Metal:**	Al/Si

Back side is GND



Pad Coordinates in Microns

1	0; 0	19	2327; 2186	37	8106; 706	55	6286; -547	73	4126; -547	91	1966; -547
2	0; 226	20	2927; 2186	38	8106; 546	56	6166; -341	74	4006; -341	92	1846; -341
3	0; 386	21	3527; 2186	39	8106; 384	57	6046; -547	75	3886; -547	93	1726; -547
4	0; 546	22	4126; 2186	40	8106; 224	58	5926; -341	76	3766; -341	94	1606; -341
5	0; 706	23	6885; 2186	41	8106; -1	59	6526; -547	77	3646; -547	95	1486; -547
6	0; 866	24	7245; 2186	42	7846; -341	60	6406; -341	78	3526; -341	96	1366; -341
7	0; 1026	25	7485; 2186	43	7726; -547	61	6286; -547	79	3406; -547	97	1246; -547
8	0; 1186	26	7725; 2186	44	7606; -341	62	6166; -341	80	3286; -341	98	1126; -341
9	0; 1344	27	7886; 2186	45	7486; -547	63	6046; -547	81	3166; -547	99	1006; -547
10	0; 1506	28	8046; 2186	46	7366; -341	64	5926; -341	82	3046. -341	100	886; -341
11	0; 1664	29	8106; 1986	47	7246; -547	65	6526; -547	83	2926; -547	101	766; -547
12	0; 1828	30	8106; 1826	48	7126; -341	66	6406; -341	84	2806; -341	102	646; -341
13	0; 1985	31	8106; 1666	49	7006; -547	67	6286; -547	85	2686; -547	103	526; -547
14	127; 2186	32	8106; 1506	50	6886; -341	68	6166; -341	86	2566; -341	104	406; -341
15	286; 2186	33	8106; 1346	51	6766; -547	69	6046; -547	87	2446; -547	105	286; -547
16	767; 2186	34	8106; 1186	52	6646; -341	70	5926; -341	88	2326; -341		
17	1247; 2186	35	8106; 1026	53	6526; -547	71	4366; -547	89	2206; -547		
18	1727; 2186	36	8106; 866	54	6406; -341	72	4246; -341	90	2086; -341		

Die Specifications

	mils	mm		
Die Size:	121 x 336	3.073 x 8.534	**Back Side Metal:**	None
Die Thickness:	20 ±1	0.50 ±0.02	**Back Side Potential:**	V_{PP}
Bond Pad Size:	4 x 4	0.10 x 0.10	**Die Attach Material:**	Epoxy Ablestick 84-1 or equal
Bond Wire Size:	1.3	0.03	**Bond Pad Metal:**	Al/Si

HV621

Pad	Function	Pad	Function	Pad	Function	Pad	Function	Pad	Function	Pad	Function
1	V_{PP}	19	$D_{IN}2$	37	NC	55	$HV_{OUT}51$	73	$HV_{OUT}33$	91	$HV_{OUT}15$
2	$D_{IN}4$	20	$D_{IN}3$	38	NC	56	$HV_{OUT}50$	74	$HV_{OUT}32$	92	$HV_{OUT}14$
3	$D_{IN}3$	21	$D_{IN}4$	39	NC	57	$HV_{OUT}49$	75	$HV_{OUT}31$	93	$HV_{OUT}13$
4	$D_{IN}2$	22	CS2	40	NC	58	$HV_{OUT}48$	76	$HV_{OUT}30$	94	$HV_{OUT}12$
5	$D_{IN}1$	23	Shift Clock	41	V_{PP}	59	$HV_{OUT}47$	77	$HV_{OUT}29$	95	$HV_{OUT}11$
6	GCLK	24	CS1	42	$HV_{OUT}64$	60	$HV_{OUT}46$	78	$HV_{OUT}28$	96	$HV_{OUT}10$
7	RCLK	25	V_{DD}	43	$HV_{OUT}63$	61	$HV_{OUT}45$	79	$HV_{OUT}27$	97	$HV_{OUT}9$
8	Load Count	26	DIR	44	$HV_{OUT}62$	62	$HV_{OUT}44$	80	$HV_{OUT}26$	98	$HV_{OUT}8$
9	NC	27	GND	45	$HV_{OUT}61$	63	$HV_{OUT}43$	81	$HV_{OUT}25$	99	$HV_{OUT}7$
10	CS2	28	HVGND	46	$HV_{OUT}60$	64	$HV_{OUT}42$	82	$HV_{OUT}24$	100	$HV_{OUT}6$
11	NC	29	GND	47	$HV_{OUT}59$	65	$HV_{OUT}41$	83	$HV_{OUT}23$	101	$HV_{OUT}5$
12	NC	30	DIR	48	$HV_{OUT}58$	66	$HV_{OUT}40$	84	$HV_{OUT}22$	102	$HV_{OUT}4$
13	NC	31	V_{DD}	49	$HV_{OUT}57$	67	$HV_{OUT}39$	85	$HV_{OUT}21$	103	$HV_{OUT}3$
14	HVGND	32	CS1	50	$HV_{OUT}56$	68	$HV_{OUT}38$	86	$HV_{OUT}20$	104	$HV_{OUT}2$
15	Load Count	33	Shift Clock	51	$HV_{OUT}55$	69	$HV_{OUT}37$	87	$HV_{OUT}19$	105	$HV_{OUT}1$
16	RCLK	34	NC	52	$HV_{OUT}54$	70	$HV_{OUT}36$	88	$HV_{OUT}18$		
17	GCLK	35	NC	53	$HV_{OUT}53$	71	$HV_{OUT}35$	89	$HV_{OUT}17$		
18	$D_{IN}1$	36	NC	54	$HV_{OUT}52$	72	$HV_{OUT}34$	90	$HV_{OUT}16$		



Pad Coordinates in Microns

1	0; 0	30	4247.5; 3343
2	-33; 201.5	31	4247.5; 3021
3	-33; 367.5	32	4247.5; 2699
4	-3; 527.5	33	4247.5; 2377
5	40.5; 822.9	34	4247.5; 2055
6	-51.5; 1089	35	4247.5; 1733
7	-51.5; 1411	36	4247.5; 1411
8	-51.5; 1733	37	4247.5; 1089
9	-51.5; 2055	38	4246; 876.5
10	-51.5; 2377	39	4246; 679.5
11	-51.5; 2699	40	4204.4; 361.6
12	-51.5; 3021	41	4204.4; 201.5
13	-51.5; 3343	42	4204.4; 0
14	-51.5; 3665	43	3889.8; 0
15	-51.5; 3987	44	3729.7; 0
16	-51.5; 4309	45	3294.5; 0
17	-51.5; 4631	46	3134.5; 0
18	-51.5; 4953	47	2860.5; 0
19	-51.5; 5275	48	2700.5; 0
20	-51.5; 5597	49	2426.5; 0
21	-51.5; 5919	50	2148.5; 0
22	4247.5; 5919	51	1988; 0
23	4247.5; 5597	52	1578; 0
24	4247.5; 5275	53	1418; 0
25	4247.5; 4953	54	1008; 0
26	4247.5; 4631	55	848; 0
27	4247.5; 4309	56	438; 0
28	4247.5; 3987	57	278; 0
29	4247.5; 3665		

Die Specifications

	mils	mm		
Die Size:	184 x 269	4.674 x 6.833	**Back Side Metal:**	None
Die Thickness:	20 ±1	0.50 ±0.02	**Back Side Potential:**	V_{PP}
Bond Pad Size:	4 x 4	0.10 x 0.10	**Die Attach Material:**	Epoxy Ablestick 84-1 or equal
Bond Wire Size:	1.3	0.03	**Bond Pad Metal:**	Al/Si

HV622

Pad	Function	Pad	Function
1	CSI	30	$HV_{OUT}8$
2	V_{PP}	31	$HV_{OUT}7$
3	V_{NN}	32	$HV_{OUT}6$
4	GND (Digital)	33	$HV_{OUT}5$
5	GND (Digital)	34	$HV_{OUT}4$
6	$HV_{OUT}32$	35	$HV_{OUT}3$
7	$HV_{OUT}31$	36	$HV_{OUT}2$
8	$HV_{OUT}30$	37	$HV_{OUT}1$
9	$HV_{OUT}29$	38	V_{NN}
10	$HV_{OUT}28$	39	V_{PP}
11	$HV_{OUT}27$	40	GND (Analog)
12	$HV_{OUT}26$	41	V_{DD} (Analog)
13	$HV_{OUT}25$	42	V_{DD} (Digital)
14	$HV_{OUT}24$	43	D8
15	$HV_{OUT}23$	44	D7
16	$HV_{OUT}22$	45	D6
17	$HV_{OUT}21$	46	D5
18	$HV_{OUT}20$	47	$\overline{\text{Shift Clock}}$
19	$HV_{OUT}19$	48	Shift Clock
20	$HV_{OUT}18$	49	Load Count
21	$HV_{OUT}17$	50	NC
22	$HV_{OUT}16$	51	Count Clock
23	$HV_{OUT}15$	52	D4
24	$HV_{OUT}14$	53	D3
25	$HV_{OUT}13$	54	D2
26	$HV_{OUT}12$	55	D1
27	$HV_{OUT}11$	56	Blank
28	$HV_{OUT}10$	57	CSO
29	$HV_{OUT}9$		



Pad Coordinates in Microns

1	0;0	23	1929.5; 3398
2	-61; 857	24	2220; 2557
3	-61; 1027	25	2220; 2387
4	-61; 1197	26	2220; 2217
5	-61; 1367	27	2220; 2047
6	-61; 1537	28	2220; 1877
7	-61; 1707	29	2220; 1707
8	-61; 1877	30	2220; 1537
9	-61; 2047	31	2220; 1367
10	-61; 2217	32	2220; 1197
11	-61; 2387	33	2220; 1027
12	-61; 2557	34	2220; 342
13	229.5; 3398	35	2231; 136
14	399.5; 3398	36	2158; -207
15	569.5; 3398	37	1854; -207
16	739.5; 3398	38	1405; -207
17	909.5; 3398	39	1233; -207
18	1079.5; 3398	40	1065; -207
19	1249.5; 3398	41	616; -207
20	1419.5; 3398	42	299; -207
21	1589.5; 3398	43	69; -207
22	1759.5; 3398		

HV65

Pad	Function	Pad	Function	Pad	Function	Pad	Function	Pad	Function
1	Data Out	10	$HV_{OUT}9/24$	19	$HV_{OUT}18/15$	28	$HV_{OUT}27/6$	37	DIR
2	$HV_{OUT}1/32$	11	$HV_{OUT}10/23$	20	$HV_{OUT}19/14$	29	$HV_{OUT}28/5$	38	Clock
3	$HV_{OUT}2/31$	12	$HV_{OUT}11/22$	21	$HV_{OUT}20/13$	30	$HV_{OUT}29/4$	39	V_{DD}
4	$HV_{OUT}3/30$	13	$HV_{OUT}12/21$	22	$HV_{OUT}21/12$	31	$HV_{OUT}30/3$	40	LE
5	$HV_{OUT}4/29$	14	$HV_{OUT}13/20$	23	$HV_{OUT}22/11$	32	$HV_{OUT}31/2$	41	POL
6	$HV_{OUT}5/28$	15	$HV_{OUT}14/19$	24	$HV_{OUT}23/10$	33	$HV_{OUT}32/1$	42	N/C
7	$HV_{OUT}6/27$	16	$HV_{OUT}15/18$	25	$HV_{OUT}24/9$	34	BP_{OUT}	43	GND
8	$HV_{OUT}7/26$	17	$HV_{OUT}16/17$	26	$HV_{OUT}25/8$	35	V_{PP}		
9	$HV_{OUT}8/25$	18	$HV_{OUT}17/16$	27	$HV_{OUT}26/7$	36	Data In		

Note:
Pad designation for DIR = H/L
Example: for DIR = H, Pad 2 is $HV_{OUT}1$
for DIR = L, Pad 2 is $HV_{OUT}32$

Die Specifications

	mils	mm		
Die Size:	105 x 160	2.625 x 4.000	**Back Side Metal:**	None
Die Thickness:	20 ±1	0.50 ±0.02	**Back Side Potential:**	V_{PP}
Bond Pad Size:	4 x 4	0.10 x 0.10	**Die Attach Material:**	Ablestick 84-1
Bond Wire Size:	1.3	0.03	**Bond Pad Metal:**	Al/Si



Pad Coordinates in Microns

1	0; 0
2	-4.5; 262.5
3	-4.5; 483.5
4	-4.5; 704.5
5	-4.5; 925.5
6	-4.5; 1146.5
7	-161; 1484
8	347; 1499
9	1069; 1484
10	1646; 1466
11	1640.5; 1146.5
12	1640.5; 925.5
13	1640.5; 704.5
14	1640.5; 483.5
15	1640.5; 262.5
16	1650; 0
17	1069; 14
18	599; -18

HV6810

Pad	Function	Pad	Function
1	Clock	10	Blanking
2	Q6	11	Q1
3	Q7	12	Q2
4	Q8	13	Q3
5	Q9	14	Q4
6	Q10	15	Q5
7	Serial Data out	16	STB
8	V_{BB}	17	V_{DD}
9	Serial Data out	18	V_{SS}

Die Specifications

	mils	mm		
Die Size:	76 x 93	1.930 x 2.360	**Back Side Metal:**	None
Die Thickness:	20 ±1	0.50 ±0.02	**Back Side Potential:**	V_{PP}
Bond Pad Size:	4 x 4	0.10 x 0.10	**Die Attach Material:**	Epoxy Ablestick 84-1 LMIS
Bond Wire Size:	1.3	0.03	**Bond Pad Metal:**	Al/Si



Pad Coordinates in Microns

1	0; 0	23	3307.5; 3983
2	0; 283	24	3576.5; 2830
3	0; 566	25	3576.5; 2547
4	0; 849	26	3576.5; 2264
5	0; 1132	27	3576.5; 1981
6	0; 1415	28	3576.5; 1698
7	0; 1698	29	3576.5; 1415
8	0; 1981	30	3576.5; 1132
9	0; 2264	31	3576.5; 849
10	0; 2547	32	3576.5; 566
11	0; 2830	33	3576.5; 283
12	194.5; 3983	34	3576.5; 0
13	477.5; 3983	35	3282.5; -204
14	760.5; 3983	36	2544; -127
15	1043.5; 3983	37	2354; -127
16	1326.5; 3983	38	2104.5; -83.5
17	1609.5; 3983	39	1914.5; -111
18	1892.5; 3983	40	1729; -111
19	2175.5; 3983	41	1424.5; -166.5
20	2458.5; 3983	42	1249.5; -166.5
21	2741.5; 3983	43	1074.5; -166.5
22	3024.5; 3983		

Note:
Pad designation for DIR = H/L
Example: for DIR = H, Pad 1 is $HV_{OUT}1$
for DIR = L, Pad 1 is $HV_{OUT}34$

HV70

Pad	Function	Pad	Function	Pad	Function	Pad	Function	Pad	Function	Pad	Function
1	$HV_{OUT}1/34$	8	$HV_{OUT}8/27$	15	$HV_{OUT}15/20$	22	$HV_{OUT}22/13$	29	$HV_{OUT}29/6$	36	Data In
2	$HV_{OUT}2/33$	9	$HV_{OUT}9/26$	16	$HV_{OUT}16/19$	23	$HV_{OUT}23/12$	30	$HV_{OUT}30/5$	37	POL
3	$HV_{OUT}3/32$	10	$HV_{OUT}10/25$	17	$HV_{OUT}17/18$	24	$HV_{OUT}24/11$	31	$HV_{OUT}31/4$	38	V_{DD}
4	$HV_{OUT}4/31$	11	$HV_{OUT}11/24$	18	$HV_{OUT}18/17$	25	$HV_{OUT}25/10$	32	$HV_{OUT}32/3$	39	DIR
5	$HV_{OUT}5/30$	12	$HV_{OUT}12/23$	19	$HV_{OUT}19/16$	26	$HV_{OUT}26/9$	33	$HV_{OUT}33/2$	40	GND
6	$HV_{OUT}6/29$	13	$HV_{OUT}13/22$	20	$HV_{OUT}20/15$	27	$HV_{OUT}27/8$	34	$HV_{OUT}34/1$	41	CLK
7	$HV_{OUT}7/28$	14	$HV_{OUT}14/21$	21	$HV_{OUT}21/14$	28	$HV_{OUT}28/7$	35	V_{PP}	42	OE
										43	Data Out

Die Specifications

	mils	mm		
Die Size:	155 x 180	3.930 x 4.570	**Back Side Metal:**	None
Die Thickness:	20 ±1	0.50 ±0.02	**Back Side Potential:**	V_{PP}
Bond Pad Size:	4 x 4	0.10 x 0.10	**Die Attach Material:**	Ablestick 84-1 or equal
Bond Wire Size:	1.3	0.03	**Bond Pad Metal:**	Al/Si



Pad Coordinates in Microns

1	0; 0	20	-14; 3759	39	3168; 1015
2	0; 171.5	21	-14; 3949	40	3168; 813
3	-14; 421	22	-14; 4151	41	3168; 623
4	-14; 623	23	3168; 4151	42	3168; 421
5	-14; 813	24	3168; 3949	43	3154; 168
6	-14; 1015	25	3168; 3759	44	3154; 1
7	-14; 1205	26	3168; 3557	45	3154; -274.5
8	-14; 1407	27	3168; 3367	46	2736; -274.5
9	-14; 1597	28	3168; 3165	47	2521; -274.5
10	-14; 1799	29	3168; 2975	48	2207.5; -274.5
11	-14; 1989	30	3168; 2773	49	1893.5; -274.5
12	-14; 2191	31	3168; 2583	50	1579.5; -274.5
13	-14; 2381	32	3168; 2381	51	1265.5; -274.5
14	-14; 2583	33	3168; 2191	52	951.5; -274.5
15	-14; 2773	34	3168; 1989	53	655; -274.5
16	-14; 2975	35	3168; 1799	54	360.5; -274.5
17	-14; 3165	36	3168; 1597	55	0; -274.5
18	-14; 3367	37	3168; 1407		
19	-14; 3557	38	3168; 1205		

Pad	Function	Pad	Function	Pad	Function	Pad	Function
1	GND (Power)	16	$HV_{OUT}7/34$	31	$HV_{OUT}32/9$	46	V_{DD}
2	V_{PP}	17	$HV_{OUT}6/35$	32	$HV_{OUT}31/10$	47	$\overline{POL}$
3	$HV_{OUT}20/21$	18	$HV_{OUT}5/36$	33	$HV_{OUT}30/11$	48	$\overline{OE}$
4	$HV_{OUT}19/22$	19	$HV_{OUT}4/37$	34	$HV_{OUT}29/12$	49	DR_{IOB}
5	$HV_{OUT}18/23$	20	$HV_{OUT}3/38$	35	$HV_{OUT}28/13$	50	DR_{IOA}
6	$HV_{OUT}17/24$	21	$HV_{OUT}2/39$	36	$HV_{OUT}27/14$	51	SHIFT
7	$HV_{OUT}16/25$	22	$HV_{OUT}1/40$	37	$HV_{OUT}26/15$	52	CLK
8	$HV_{OUT}15/26$	23	$HV_{OUT}40/1$	38	$HV_{OUT}25/16$	53	V_{DD}
9	$HV_{OUT}14/27$	24	$HV_{OUT}39/2$	39	$HV_{OUT}24/17$	54	DIR
10	$HV_{OUT}13/28$	25	$HV_{OUT}38/3$	40	$HV_{OUT}23/18$	55	GND (Logic)
11	$HV_{OUT}12/29$	26	$HV_{OUT}37/4$	41	$HV_{OUT}22/19$		
12	$HV_{OUT}11/30$	27	$HV_{OUT}36/5$	42	$HV_{OUT}21/20$		
13	$HV_{OUT}10/31$	28	$HV_{OUT}35/6$	43	V_{PP}		
14	$HV_{OUT}9/32$	29	$HV_{OUT}34/7$	44	GND (Power)		
15	$HV_{OUT}8/33$	30	$HV_{OUT}33/8$	45	GND (Logic)		

Note:
Pad designation for DIR = H/L
Example: for DIR = H, Pad 3 is $HV_{OUT}20$
for DIR = L, Pad 3 is $HV_{OUT}21$

Die Specifications

	mils	mm		
Die Size:	219 x 140	5.563 x 3.556	**Back Side Metal:**	None
Die Thickness:	20 ±1	0.50 ±0.02	**Back Side Potential:**	V_{PP}
Bond Pad Size:	4 x 4	0.10 x 0.10	**Die Attach Material:**	Ablestick 84-1 or equal
Bond Wire Size:	1.3	0.03	**Bond Pad Metal:**	Al/Si



Pad Coordinates in Microns

1	0; 0	32	3168; 0
2	0; 160	33	3168; 160
3	0; 320	34	3168; 320
4	0; 480	35	3168; 480
5	0; 640	36	3168; 640
6	0; 800	37	3168; 800
7	0; 960	38	3168; 960
8	0; 1120	39	3168; 1120
9	0; 1280	40	3168; 1280
10	0; 1572	41	3168; 1572
11	0; 1743	42	3168; 1743
12	-14; 1993.5	43	3168; 1993.5
13	-14; 2195.5	44	3168; 2195.5
14	-14; 2385.5	45	3168; 2385.5
15	-14; 2587.5	46	3168; 2587.5
16	-14; 2777.5	47	3168; 2777.5
17	-14; 2979.5	48	3168; 2979.5
18	-14; 3169.5	49	3168; 3169.5
19	-14; 3371.5	50	3168; 3371.5
20	-14; 3561.5	51	3168; 3561.5
21	-14; 3763.5	52	3154; 3763.5
22	-14; 3953.5	53	3154; 3953.5
23	-14; 4155.5	54	3154; 4155.5
24	-14; 4345.5	55	3154; 4345.5
25	-14 ; 4547.5	56	3154; 4547.5
26	-14; 4737.5	57	3154; 4737.5
27	-14; 4939.5	58	3154; 4939.5
28	-14; 5129.5	59	3154; 5129.5
29	-14; 5331.5	60	3154; 5331.5
30	-14; 5521.5	61	3154; 5521.5
31	-14; 5723.5	62	3154; 5723.5

Die Specifications

	mils	mm		
Die Size:	140 x 270	3.556 x 6.858	**Back Side Metal:**	None
Die Thickness:	20 ±1	0.50 ±0.02	**Back Side Potential:**	V_{PP}
Bond Pad Size:	4 x 4	0.1 x 0.1	**Die Attach Material:**	Epoxy Ablestick 84-1 or equal
Bond Wire Size:	1.3	0.03	**Bond Pad Metal:**	Al/Si

HV73

Pad	Function	Pad	Function	Pad	Function
1	GND (Power)	22	HV_{OUT}10/31	43	HV_{OUT}29/12
2	GND (Logic)	23	HV_{OUT}9/32	44	HV_{OUT}28/13
3	DIR	24	HV_{OUT}8/33	45	HV_{OUT}27/14
4	V_{DD}	25	HV_{OUT}7/34	46	HV_{OUT}26/15
5	CLK	26	HV_{OUT}6/35	47	HV_{OUT}25/16
6	D_{IOB}	27	HV_{OUT}5/36	48	HV_{OUT}24/17
7	D_{IOA}	28	HV_{OUT}4/37	49	HV_{OUT}23/18
8	NC	29	HV_{OUT}3/38	50	HV_{OUT}22/19
9	NC	30	HV_{OUT}2/39	51	HV_{OUT}21/20
10	NC	31	HV_{OUT}1/40	52	V_{PP}
11	V_{PP}	32	HV_{OUT}40/1	53	NC
12	HV_{OUT}20/21	33	HV_{OUT}39/2	54	$\overline{POL}$
13	HV_{OUT}19/22	34	HV_{OUT}38/3	55	$\overline{OE}$
14	HV_{OUT}18/23	35	HV_{OUT}37/4	56	DR_{IOA}
15	HV_{OUT}17/24	36	HV_{OUT}36/5	57	DR_{IOB}
16	HV_{OUT}16/25	37	HV_{OUT}35/6	58	NC
17	HV_{OUT}15/26	38	HV_{OUT}34/7	59	V_{DD}
18	HV_{OUT}14/27	39	HV_{OUT}33/8	60	SHIFT
19	HV_{OUT}13/28	40	HV_{OUT}32/9	61	GND (Logic)
20	HV_{OUT}12/29	41	HV_{OUT}31/10	62	GND (Power)
21	HV_{OUT}11/30	42	HV_{OUT}30/11		

Note:
Pad designation for DIR = H/L
Example: for DIR = H, Pad 12 is HV_{OUT}20
for DIR = L, Pad 12 is HV_{OUT}21



Pad Coordinates in Microns

1	0 ; 0	32	1376 ; 4645
2	-778 ; 0	33	1544 ; 4645
3	-875 ; 160	34	1976 ; 4645
4	-875 ; 360	35	2408 ; 4645
5	-875 ; 560	36	2576 ; 4645
6	-875 ; 760	37	2744 ; 4645
7	-875 ; 960	38	2912 ; 4645
8	-875 ; 1160	39	3166 ; 4645
9	-875 ; 1360	40	3420 ; 4645
10	-875 ; 1560	41	3532 ; 4255
11	-875 ; 1760	42	3527 ; 4001
12	-875 ; 1960	43	3527 ; 3828
13	-875 ; 2160	44	3527 ; 3665
14	-875 ; 2360	45	3542 ; 3332
15	-875 ; 2560	45	3481 ; 3160
16	-875 ; 2760	47	3481 ; 2960
17	-875 ; 2960	48	3481 ; 2760
18	-875 ; 3160	49	3481 ; 2560
19	-964 ; 3332	50	3481 ; 2360
20	-964 ; 3665	51	3481 ; 2160
21	-964 ; 3833	52	3481 ; 1960
22	-964 ; 4001	53	3481 ; 1760
23	-964 ; 4255	54	3481 ; 1560
24	-668 ; 4645	55	3481 ; 1360
25	-414 ; 4645	56	3481 ; 1160
26	-160 ; 4645	57	3481 ; 960
27	272 ; 4645	58	3481 ; 760
28	440 ; 4645	59	3481 ; 560
29	608 ; 4645	60	3481 ; 360
30	776 ; 4645	61	3481 ; 160
31	1208 ; 4645	62	3316 ; 0
		63	2584 ; 0

Die Specifications

	mils	mm		
Die Size:	190 x 195	4.826 x 4.953	**Back Side Metal:**	None
Die Thickness:	20 ±1	0.50 ±0.02	**Back Side Potential:**	V_{PP}
Bond Pad Size:	4 x 4	0.10 x 0.10	**Die Attach Material:**	Epoxy Ablestick 84-1 or equal
Bond Wire Size:	1.3	0.03	**Bond Pad Metal:**	Al/Si

HV76

Pad	Function	Pad	Function	Pad	Function
1	HVGND	22	LVGND	43	HVGND
2	V_{PP}	23	V_{DD1}	44	HVGND
3	$HV_{OUT}A1$	24	$\overline{BLB}$	45	V_{PP}
4	$HV_{OUT}B1$	25	$\overline{BLA}$	46	$HV_{OUT}A5$
5	$HV_{OUT}C1$	26	CLK	47	$HV_{OUT}B5$
6	$HV_{OUT}D1$	27	$D_{OUT}A$	48	$HV_{OUT}C5$
7	$HV_{OUT}A2$	28	$D_{IN}A$	49	$HV_{OUT}D5$
8	$HV_{OUT}B2$	29	$D_{IN}B$	50	$HV_{OUT}A6$
9	$HV_{OUT}C2$	30	$D_{OUT}B$	51	$HV_{OUT}B6$
10	$HV_{OUT}D2$	31	CS	52	$HV_{OUT}C6$
11	$HV_{OUT}A3$	32	DIR	53	$HV_{OUT}D6$
12	$HV_{OUT}B3$	33	LVGND	54	$HV_{OUT}A7$
13	$HV_{OUT}C3$	34	$\overline{POL}$	55	$HV_{OUT}B7$
14	$HV_{OUT}D3$	35	$D_{OUT}C$	56	$HV_{OUT}C7$
15	$HV_{OUT}A4$	36	$D_{IN}C$	57	$HV_{OUT}D7$
16	$HV_{OUT}B4$	37	$D_{IN}D$	58	$HV_{OUT}A8$
17	$HV_{OUT}C4$	38	$D_{OUT}D$	59	$HV_{OUT}B8$
18	$HV_{OUT}D4$	39	$\overline{LE}$	60	$HV_{OUT}C8$
19	V_{PP}	40	$\overline{BLD}$	61	$HV_{OUT}D8$
20	HVGND	41	$\overline{BLC}$	62	V_{PP}
21	HVGND	42	V_{DD2}	63	HVGND



Pad Coordinates in Microns

1	0; 0	44	3253; 4367
2	0; 160	45	3431.5; 4249.5
3	0; 320	46	3436; 4024
4	0; 480	47	3466; 3360
5	0; 640	48	3466; 3200
6	0; 800	49	3466; 3040
7	0; 960	50	3466; 2880
8	0; 1120	51	3466; 2720
9	0; 1280	52	3466; 2560
10	0; 1440	53	3466; 2400
11	0; 1600	54	3466; 2240
12	0; 1760	55	3466; 2080
13	0; 1920	56	3466; 1920
14	0; 2080	57	3466; 1760
15	0; 2240	58	3466; 1600
16	0; 2400	59	3466; 1440
17	0; 2560	60	3466; 1280
18	0; 2720	61	3466; 1120
19	0; 2880	62	3466; 960
20	0; 3040	63	3466; 800
21	0; 3200	64	3466; 640
22	0; 3360	65	3466; 480
23	30; 4024	66	3466; 320
24	34.5; 4249.5	67	3466; 160
25	213; 4367	68	3466; 0
26	373; 4367	69	3497.5; -509.5
27	533; 4367	70	3497.5; -684.5
28	693; 4367	71	3208.5; - 693.5
29	853; 4367	72	2966.5; -693.5
30	1013; 4367	73	2768.5; -693.5
31	1173; 4367	74	2526.5; -693.5
32	1333; 4367	75	2324.5; -693.5
33	1493; 4367	76	2161; -693.5
34	1653; 4367	77	1986; -693.5
35	1813; 4367	78	1823.5; -693.5
36	1973; 4367	79	1624; -693.5
37	2133; 4367	80	1424.5; -693.5
38	2293; 4367	81	1235.5; -693.5
39	2453; 4367	82	1044.5; -693.5
40	2613; 4367	83	842.5; -693.5
41	2773; 4367	84	600.5; - 693.5
42	2933; 4367	85	402.5; -693.5
43	3093; 4367	86	160.5; -693.5

Notes:
1 HV_{OUT} location is dependent on DIR pin. The label above is for DIR high.
2 Backside is V_{PP}
3 For I_{PP} > 1.5A use pads 23, 46 for GND and pads 24, 45 for V_{PP}

Die Specifications

	mils	mm		
Die Size:	155 x 222	3.930 x 5.630	**Back Side Metal:**	None
Die Thickness:	20 ±1	0.50 ±0.02	**Back Side Potential:**	V_{PP}
Bond Pad Size:	4 x 4	0.10 x 0.10	**Die Attach Material:**	Epoxy Ablestick 84-1 or equal
Bond Wire Size:	1.3	0.03	**Bond Pad Metal:**	Al/Si

HV77

Pad	Function	Pad	Function
1	$HV_{OUT}1/64$	44	$HV_{OUT}4/23$
2	$HV_{OUT}2/63$	45	V_{PP}
3	$HV_{OUT}3/62$	46	GND
4	$HV_{OUT}4/61$	47	$HV_{OUT}43/22$
5	$HV_{OUT}5/60$	48	$HV_{OUT}44/21$
6	$HV_{OUT}6/59$	49	$HV_{OUT}45/20$
7	$HV_{OUT}7/58$	50	$HV_{OUT}46/19$
8	$HV_{OUT}8/57$	51	$HV_{OUT}47/18$
9	$HV_{OUT}9/56$	52	$HV_{OUT}48/17$
10	$HV_{OUT}10/55$	53	$HV_{OUT}49/16$
11	$HV_{OUT}11/54$	54	$HV_{OUT}50/15$
12	$HV_{OUT}12/53$	55	$HV_{OUT}51/14$
13	$HV_{OUT}13/52$	56	$HV_{OUT}52/13$
14	$HV_{OUT}14/51$	57	$HV_{OUT}53/12$
15	$HV_{OUT}15/50$	58	$HV_{OUT}54/11$
16	$HV_{OUT}16/49$	59	$HV_{OUT}55/10$
17	$HV_{OUT}17/48$	60	$HV_{OUT}56/9$
18	$HV_{OUT}18/47$	61	$HV_{OUT}57/8$
19	$HV_{OUT}19/46$	62	$HV_{OUT}58/7$
20	$HV_{OUT}20/45$	63	$HV_{OUT}59/6$
21	$HV_{OUT}21/44$	64	$HV_{OUT}60/5$
22	$HV_{OUT}22/43$	65	$HV_{OUT}61/4$
23	GND	66	$HV_{OUT}62/3$
24	V_{PP}	67	$HV_{OUT}63/2$
25	$HV_{OUT}23/42$	68	$HV_{OUT}64/1$
26	$HV_{OUT}24/41$	69	V_{PP}
27	$HV_{OUT}25/40$	70	V_{PP}
28	$HV_{OUT}26/39$	71	$D_{OUT}1/_{IN}4$ (B)
29	$HV_{OUT}27/38$	72	$D_{OUT}2/_{IN}3$ (B)
30	$HV_{OUT}28/37$	73	$D_{OUT}3/_{IN}2$ (B)
31	$HV_{OUT}29/36$	74	$D_{OUT}4/_{IN}1$ (B)
32	$HV_{OUT}30/35$	75	POL
33	$HV_{OUT}31/34$	76	GND
34	$HV_{OUT}32/33$	77	GND
35	$HV_{OUT}33/32$	78	DIR
36	$HV_{OUT}34/31$	79	V_{DD}
37	$HV_{OUT}35/30$	80	Blanking
38	$HV_{OUT}36/29$	81	CLK
39	$HV_{OUT}37/28$	82	LE
40	$HV_{OUT}38/27$	83	$D_{IN}4/_{OUT}1$ (A)
41	$HV_{OUT}39/26$	84	$D_{IN}3/_{OUT}2$ (A)
42	$HV_{OUT}40/25$	85	$D_{IN}2/_{OUT}3$ (A)
43	$HV_{OUT}41/24$	86	$D_{IN}1/_{OUT}4$ (A)

HV78

Pad	Function	Pad	Function
1	$HV_{OUT}1/64$	44	$HV_{OUT}4/23$
2	$HV_{OUT}2/63$	45	V_{PP}
3	$HV_{OUT}3/62$	46	GND
4	$HV_{OUT}4/61$	47	$HV_{OUT}43/22$
5	$HV_{OUT}5/60$	48	$HV_{OUT}44/21$
6	$HV_{OUT}6/59$	49	$HV_{OUT}45/20$
7	$HV_{OUT}7/58$	50	$HV_{OUT}46/19$
8	$HV_{OUT}8/57$	51	$HV_{OUT}47/18$
9	$HV_{OUT}9/56$	52	$HV_{OUT}48/17$
10	$HV_{OUT}10/55$	53	$HV_{OUT}49/16$
11	$HV_{OUT}11/54$	54	$HV_{OUT}50/15$
12	$HV_{OUT}12/53$	55	$HV_{OUT}51/14$
13	$HV_{OUT}13/52$	56	$HV_{OUT}52/13$
14	$HV_{OUT}14/51$	57	$HV_{OUT}53/12$
15	$HV_{OUT}15/50$	58	$HV_{OUT}54/11$
16	$HV_{OUT}16/49$	59	$HV_{OUT}55/10$
17	$HV_{OUT}17/48$	60	$HV_{OUT}56/9$
18	$HV_{OUT}18/47$	61	$HV_{OUT}57/8$
19	$HV_{OUT}19/46$	62	$HV_{OUT}58/7$
20	$HV_{OUT}20/45$	63	$HV_{OUT}59/6$
21	$HV_{OUT}21/44$	64	$HV_{OUT}60/5$
22	$HV_{OUT}22/43$	65	$HV_{OUT}61/4$
23	GND	66	$HV_{OUT}62/3$
24	V_{PP}	67	$HV_{OUT}63/2$
25	$HV_{OUT}23/42$	68	$HV_{OUT}64/1$
26	$HV_{OUT}24/41$	69	V_{PP}
27	$HV_{OUT}25/40$	70	V_{PP}
28	$HV_{OUT}26/39$	71	NC
29	$HV_{OUT}27/38$	72	NC
30	$HV_{OUT}28/37$	73	Data In/Out B
31	$HV_{OUT}29/36$	74	Data In/Out B
32	$HV_{OUT}30/35$	75	POL
33	$HV_{OUT}31/34$	76	GND
34	$HV_{OUT}32/33$	77	GND
35	$HV_{OUT}33/32$	78	DIR
36	$HV_{OUT}34/31$	79	V_{DD}
37	$HV_{OUT}35/30$	80	Blanking
38	$HV_{OUT}36/29$	81	CLK
39	$HV_{OUT}37/28$	82	LE
40	$HV_{OUT}38/27$	83	NC
41	$HV_{OUT}39/26$	84	NC
42	$HV_{OUT}40/25$	85	Data In/Out A
43	$HV_{OUT}41/24$	86	Data In/Out A

Note:
Pad designation for DIR = H/L
Example: for DIR = H, Pad 1 is $HV_{OUT}1$
for DIR = L, Pad 1 is $HV_{OUT}64$



Pad Coordinates in Microns

1	0; 0
2	0; 256
3	0; 1544.5
4	506.5; 1590
5	2045; 1568.5
6	2374; 1611
7	2369; 1383.5
8	2369; 1223.5
9	2374; -13.5
10	1173; 5
11	572; 6.5
12	412; -17.5

HV803

Pad	Function	Pad	Function
1	GND	7	N/C
2	SW_{GND}	8	N/C
3	L_X	9	R_{EL-osc}
4	C_S	10	V_A
5	R_{SW-osc}	11	V_B
6	V_{DD}	12	GND

Die Specifications

	mils	mm		
Die Size:	107 x 78	2.72 x 1.98	**Back Side Metal:**	None
Die Thickness:	11	0.28	**Back Side Potential:**	GND
Bond Pad Size:	4 x 4	0.10 x 0.10	**Die Attach Material:**	Epoxy Ablestick 84-1 or Equal
Bond Wire Size:	1.3	0.03	**Bond Pad Metal:**	Al/Si



Pad Coordinates in Microns

1	0; 0
2	0; 100
3	68; 503
4	64;1159
5	194; 1193
6	1187.5; 1196.5
7	1347.5; 1201.5
8	1509.5; 1197
9	1495; 14
10	665; 25
11	505; 61

HV8051/HV8053

Pad	Function
1	GND (Analog)
2	GND (Digital)
3	SW_{GND}
4	L_x
5	C_s
6	$R_{sw\text{-}osc}$
7	V_{DD}
8	$\overline{\text{ENABLE}}$
9	$R_{EL\text{-}osc}$
10	V_A
11	V_B

Die Specifications

	mils	mm		
Die Size:	70 x 58	1.78 x 1.47	**Back Side Metal:**	None
Die Thickness:	11	0.28	**Back Side Potential:**	GND
Bond Pad Size:	4 x 4	0.10 x 0.10	**Die Attach Material:**	Epoxy
Bond Wire Size:	1.3	0.03	**Bond Pad Metal:**	Al/Si



1	0: 0
2	-20.5; 813.5
3	-5.5; 974.5
4	-21.5; 1255.5
5	450; 1772
6	620.5; 1790.5
7	942.5; 1792.5
8	1500; 1676
9	1502; 688
10	849.5; 37
11	674.5; 25
12	494; 24

HV8061/HV8063

Pad	Function	Pad	Function
1	SW_{GND}	7	R_{EL-osc}
2	L_x	8	V_A
3	C_s	9	V_B
4	R_{SW-osc}	10	N/C
5	V_{DD}	11	GND
6	ENABLE	12	GND

Die Specifications

	mils	mm		
Die Size:	78 x 90	1.98 x 2.29	**Back Side Metal:**	None
Die Thickness:	11	0.28	**Back Side Potential:**	GND
Bond Pad Size:	4 x 4	0.10 x 0.10	**Die Attach Material:**	Epoxy
Bond Wire Size:	1.3	0.03	**Bond Pad Metal:**	Al/Si



Pad Coordinates in Microns

1	0; 0	22	1959.5; 2190
2	0;164	23	2115; 1476
3	0; 328	24	2115; 1312
4	0; 492	25	2115; 1148
5	0; 656	26	2115; 984
6	0; 820	27	2115; 820
7	0; 984	28	2115; 656
8	0; 1148	29	2115; 492
9	0; 1312	30	2115; 328
10	0; 1476	31	2115; 164
11	155.5; 2190	32	2115; 0
12	319.5; 2190	33	2056; -177
13	483.5; 2190	34	1741.5; -182
14	647.5; 2190	35	-1406; -177
15	811.5; 2190	36	1228.5; -177
16	975.5; 2190	37	1051; -177
17	1139.5; 2190	38	867.5; -177
18	1303.5; 2190	39	685; -177
19	1467.5; 2190	40	376.5; -182
20	1631.5; 2190	41	69; -177
21	1795.5; 2190		

Die Specifications

	mils	mm		
Die Size:	97 x 109	2.463 x 2.768	**Back Side Metal:**	None
Die Thickness:	20 ±1	0.50 ±0.02	**Back Side Potential:**	V_{PP}
Bond Pad Size:	4 x 4	0.10 x 0.10	**Die Attach Material:**	Epoxy Ablestick 84-1 or Equal
Bond Wire Size:	1.3	0.03	**Bond Pad Metal:**	Al/Si

HV93	
Pad	**Function**
1	$HV_{OUT}1$
2	$HV_{OUT}2$
3	$HV_{OUT}3$
4	$HV_{OUT}4$
5	$HV_{OUT}5$
6	$HV_{OUT}6$
7	$HV_{OUT}7$
8	$HV_{OUT}8$
9	$HV_{OUT}9$
10	$HV_{OUT}10$
11	$HV_{OUT}11$
12	$HV_{OUT}12$
13	$HV_{OUT}13$
14	$HV_{OUT}14$
15	$HV_{OUT}15$
16	$HV_{OUT}16$
17	$HV_{OUT}17$
18	$HV_{OUT}18$
19	$HV_{OUT}19$
20	$HV_{OUT}20$
21	$HV_{OUT}21$
22	$HV_{OUT}22$
23	$HV_{OUT}23$
24	$HV_{OUT}24$
25	$HV_{OUT}25$
26	$HV_{OUT}26$
27	$HV_{OUT}27$
28	$HV_{OUT}28$
29	$HV_{OUT}29$
30	$HV_{OUT}30$
31	$HV_{OUT}31$
32	$HV_{OUT}32$
33	OE
34	Data In
35	LE
36	V_{DD}
37	V_{PP}
38	GND
39	CLK
40	NC
41	Data Out

HV94	
Pad	**Function**
1	$HV_{OUT}32$
2	$HV_{OUT}31$
3	$HV_{OUT}30$
4	$HV_{OUT}29$
5	$HV_{OUT}28$
6	$HV_{OUT}27$
7	$HV_{OUT}26$
8	$HV_{OUT}25$
9	$HV_{OUT}24$
10	$HV_{OUT}23$
11	$HV_{OUT}22$
12	$HV_{OUT}21$
13	$HV_{OUT}20$
14	$HV_{OUT}19$
15	$HV_{OUT}18$
16	$HV_{OUT}17$
17	$HV_{OUT}16$
18	$HV_{OUT}15$
19	$HV_{OUT}14$
20	$HV_{OUT}13$
21	$HV_{OUT}12$
22	$HV_{OUT}11$
23	$HV_{OUT}10$
24	$HV_{OUT}9$
25	$HV_{OUT}8$
26	$HV_{OUT}7$
27	$HV_{OUT}6$
28	$HV_{OUT}5$
29	$HV_{OUT}4$
30	$HV_{OUT}3$
31	$HV_{OUT}2$
32	$HV_{OUT}1$
33	OE
34	Data In
35	LE
36	V_{DD}
37	V_{PP}
38	GND
39	CLK
40	NC
41	Data Out

HV97	
Pad	**Function**
1	$HV_{OUT}1$
2	$HV_{OUT}2$
3	$HV_{OUT}3$
4	$HV_{OUT}4$
5	$HV_{OUT}5$
6	$HV_{OUT}6$
7	$HV_{OUT}7$
8	$HV_{OUT}8$
9	$HV_{OUT}9$
10	$HV_{OUT}10$
11	$HV_{OUT}11$
12	$HV_{OUT}12$
13	$HV_{OUT}13$
14	$HV_{OUT}14$
15	$HV_{OUT}15$
16	$HV_{OUT}16$
17	$HV_{OUT}17$
18	$HV_{OUT}18$
19	$HV_{OUT}19$
20	$HV_{OUT}20$
21	$HV_{OUT}21$
22	$HV_{OUT}22$
23	$HV_{OUT}23$
24	$HV_{OUT}24$
25	$HV_{OUT}25$
26	$HV_{OUT}26$
27	$HV_{OUT}27$
28	$HV_{OUT}28$
29	$HV_{OUT}29$
30	$HV_{OUT}30$
31	$HV_{OUT}31$
32	$HV_{OUT}32$
33	Blanking
34	Data In
35	LE
36	V_{DD}
37	V_{PP}
38	GND
39	CLK
40	POL
41	Data Out

HV98	
Pad	**Function**
1	$HV_{OUT}32$
2	$HV_{OUT}31$
3	$HV_{OUT}30$
4	$HV_{OUT}29$
5	$HV_{OUT}28$
6	$HV_{OUT}27$
7	$HV_{OUT}26$
8	$HV_{OUT}25$
9	$HV_{OUT}24$
10	$HV_{OUT}23$
11	$HV_{OUT}22$
12	$HV_{OUT}21$
13	$HV_{OUT}20$
14	$HV_{OUT}19$
15	$HV_{OUT}18$
16	$HV_{OUT}17$
17	$HV_{OUT}16$
18	$HV_{OUT}15$
19	$HV_{OUT}14$
20	$HV_{OUT}13$
21	$HV_{OUT}12$
22	$HV_{OUT}11$
23	$HV_{OUT}10$
24	$HV_{OUT}9$
25	$HV_{OUT}8$
26	$HV_{OUT}7$
27	$HV_{OUT}6$
28	$HV_{OUT}5$
29	$HV_{OUT}4$
30	$HV_{OUT}3$
31	$HV_{OUT}2$
32	$HV_{OUT}1$
33	Blanking
34	Data In
35	LE
36	V_{DD}
37	V_{PP}
38	GND
39	CLK
40	POL
41	Data Out



Pad Coordinates in Microns

1	0; 0
2	10; 168
3	10; 328
4	10; 1600.5
5	10; 1793.5
6	330; 2288
7	490; 2288
8	1300.5; 2341
9	1261; 2181
10	1261; 2021
11	1261; 1861
12	1261; 1665
13	1193; 83.5
14	814; -14
15	394; -14

HV91

Pad	Function	Pad	Function
1	COMP	9	$-V_{IN}$
2	Reset	10	NC
3	Shutdown	11	Output
4	V_{REF}	12	Sense
5	Discharge	13	$+V_{IN}$
6	OSC IN	14	BIAS
7	OSC OUT	15	FB
8	V_{DD}		

Die Specifications

	mils	mm		
Die Size:	65 x 105	1.650 x 2.670	**Back Side Metal:**	None
Die Thickness:	20 ±1	0.50 ±0.02	**Back Side Potential:**	$-V_{IN}$
Bond Pad Size:	3.3 x 3.3	0.084 x 0.084	**Die Attach Material:**	Epoxy Ablestick 84-1 LMIS
Bond Wire Size:	1.25	0.032	**Bond Pad Metal:**	Al/Si

Standard Gold Die Bump

Material	Gold
Height	25 µm (nominal)
Shape	Octagon
Hardness	50 knoop (min) @ 25 g
Shear Strength:	5.0 gram (max) per square mil of bumped area
Overlap of Pad:	7.0 µm (min)
Film Thickness:	0.15 µm to 0.30 µm

Non standard features, such as the type of bump material used or the shape of the bumps, are available upon request.



Supertex inc.

Representatives

Alabama
Electronic Sales, Inc.
303 Williams Ave.
Suite 422
Huntsville, AL 35801
(205) 533-1735
FAX: (205) 534-4404

Arizona
Jackson Marketing
2432 W. Peoria
Bldg. 5, Suite 1119
Phoenix, AZ 85029
(602) 997-8999
FAX: (602) 943-5121

California (North)
Straube Associates
2551 Casey Ave.
Mt. View, CA 94043
(415) 969-6060
FAX: (415) 964-6526

Straube Associates
2351 Sunset Blvd.
#170-132
Rocklin, CA 95765
(916) 624-8229
FAX: (916) 632-8836

California (South)
Wes-K/Raltech, Inc.
21953 Plummer St.
Chatsworth, CA 91311
(818) 700-0933
FAX: (818) 709-9832

California (San Diego)
ProSales
8745 Magnolia Ave.
Suite D
Santee, CA 92071
(619) 596-2190
FAX: (619) 596-2194

Canada (Eastern)
Longman Sales
16891 Hymus Blvd.
Kirkland, Quebec
Canada H9H 3L4
(514) 694-3911
FAX: (514) 694-8087

Longman Sales
1715 Meyerside Dr.
Unit 1
Mississauga, Ontario
Canada L5T 1C5
(905) 670-8100
FAX: (905) 670-1384

Longman Sales
35 Stafford Rd.
Unit 88
Nepean, Ontario
Canada K2H 8V8
(613) 596-9625
FAX: (613) 596-9019

Canada (Western)
Electronic Component Sales
9311 S.E. 36th St.
Suite 120
Mercer Island, WA 98040
(206) 232-9301
FAX: (206) 232-1095

Longman Sales
6815 8th St. NE
Suite 178
Calgary, Alberta
Canada T2E 7H7
(403) 295-6324
FAX: (403) 295-6329

Colorado
AKI Enterprises
4101 E. Louisiana
Suite 410
Denver, CO 80222
(303) 756-0700
FAX: (303) 756-3135

Connecticut
Connecticut Applied Technology
555 Highland Ave.
Suite 2
Cheshire, CT 06410
(203) 272-6564
FAX: (203) 271-3670

Florida
Dyne-A-Mark
3351 NW 55th St.
Ft. Lauderdale, FL 33309
(305) 485-3500
FAX: (305) 485-6555

Dyne-A-Mark
500 Winderley Pl.
Suite 100
Maitland, FL 32751
(407) 660-1661
FAX: (407) 660-9407

Georgia
Electronic Sales, Inc.
3103A Medlock Bridge Rd.
Norcross, GA 30071
(404) 448-6554
FAX: (404) 242-9632

Illinois (Northern)
Janus Inc.
650 E. Devon Ave.
Suite 170
Itasca, IL 60143
(708) 250-9650
FAX: (708) 250-8761

Illinois (Southern)
Spectrum Sales
5494 Brown Rd.
Suite 124
St. Louis, MO 63042
(314) 731-4477
FAX: (314) 731-1332

Indiana
Arete Sales
2250 Lake Ave.
Suite 255
Ft. Wayne, IN 46805
(219) 423-1478
FAX: (219) 420-1440

Iowa
Spectrum Sales
708 J Ave., N.E.
Suite 9
Cedar Rapids, IA 52402
(319) 366-0576
FAX: (319) 366-0635

Kansas
Spectrum Sales
5382 W. 95th St.
Prairie Village, KS 66207
(913) 648-6811
FAX: (913) 648-6823

Maryland
Third Wave Solutions, Inc.
8335-H Guilford Rd.
Columbia, MD 21046
(410) 290-5990
FAX: (410) 381-5846

Massachusetts (New England States)
ProComp Associates
1049 East St.
Tewksbury, MA 01876
(508) 858-0100
FAX: (508) 858-0110

Mexico
Comptech de Mexico
Av. Morelos Sur 882
Col Centro
Cuernavaca, Mor. CP62000
Mexico
52-73-18-35-72
FAX: 52-73-18-35-75

Comptech Sales
Av. Mexico 3351-D
Col Vallarta San Jorge
Apdo 33-79
Guadalajara Jalisco
Mexico
011-52-36-47-81-37
FAX: 011-52-31-22-33-03

Michigan
Arete Sales
2260 Lake Ave.
Suite 250
Ft. Wayne, IN 46805
(219) 423-1478
FAX: (219) 420-1440

Minnesota
Vector Design Technology
3101 Old Highway 8
Suite 202
Roseville, MN 55113
(612) 631-1334
FAX: (612) 631-1329

Missouri

Spectrum Sales
5494 Brown Rd.
Suite 124
St. Louis, MO 63042
(314) 731-4477
FAX: (314) 731-1332

Nebraska

Spectrum Sales
5382 W. 95th St.
Prairie Village, KS 66207
(913) 648-6811
FAX: (913) 648-6823

New Jersey

Nexus Technology Sales
2460 Lemoine Ave.
Ft. Lee, NJ 07024
(201) 947-0151
FAX: (201) 947-0163

New York

Empire Technical Associates
29 Fennell St.
Suite A
Skaneateles, NY 13152
(315) 685-5703
FAX: (315) 685-5979

Empire Technical Associates
349 W. Commercial St.
Suite 2920
East Rochester, NY 14445
(716) 381-8500
FAX: (716) 381-0911

Nexus Technology Sales
2460 Lemoine Ave.
Ft. Lee, NJ 07024
(201) 947-0151
FAX: (201) 947-0163

North Carolina

Quantum Marketing, Inc.
6604 Six Forks Rd.
Suite 102
Raleigh, NC 27615
(919) 846-5728
FAX: (919) 847-8271

Ohio

Omega Sales
240 W. Elmwood Dr.
Suite 2015
Centerville, OH 45459
(513) 434-5507
FAX: (513) 434-5772

Omega Sales
165 Alpha Park
Cleveland, OH 44143
(216) 446-9797
FAX: (216) 446-9411

Oklahoma

Comptech Sales
18700 Woodbriar Lane
Catoosa, OK 74015
(918) 266-1966
FAX: (918) 266-1808

Oregon

Electronic Component Sales
7721 SW Nimbus Ave.
Bldg. 31/F1
Beaverton, OR 97008
(503) 245-2342
FAX: (503) 520-0767

Pennsylvania (Eastern)

Nexus Technology Sales
200 Lakeside Dr.
Suite 236
Horsham, PA 19044
(215) 675-9600
FAX: (215) 675-9604

Pennsylvania (Western)

Omega Sales
165 Alpha Park
Cleveland, Ohio 44143
(216) 446-9797
FAX: (216) 446-9411

South Carolina

Quantum Marketing, Inc.
4801 E. Independence Blvd.
Suite 1000
Charlotte, NC 28212
(704) 536-8558
FAX: (704) 536-8768

Texas

Comptech Sales
11940 Jollyville Rd.
Suite 125-S
Austin, TX 78759
(512) 257-8553
FAX: (512) 257-8563

Comptech Sales
1424 W. Price Rd
Suite 1-277
Brownsville, TX 75820
(210) 504-9693
FAX: (210) 504-9982

Comptech Sales
F-14 Bassett Center #606
6001 Gateway West
El Paso, TX 79925
(915) 566-1022
FAX: 011-52-16-13-58-37

Comptech Sales
10550 Richmond Ave.
Suite 105
Houston, TX 77042
(713) 781-7420
FAX: (713) 781-5865

Comptech Sales
2401 Gateway Dr.
Suite 114
Irving, TX 75063
(214) 751-1181
FAX: (214) 550-8113

Virginia

Third Wave Solutions, Inc.
8335-H Guilford Rd.
Columbia, MD 21046
(410) 290-5990
FAX: (410) 381-5846

Washington

Electronic Component Sales
9311 S.E. 36th St.
Suite 120
Mercer Island, WA 98040
(206) 232-9301
FAX: (206) 232-1095

Wisconsin

Janus Inc.
375 Williamstowne
Delafield, WI 53018
(414) 646-5420
FAX: (414) 646-5421

Distributors

Alabama

Huntsville
All American
(205) 837-1555
(800) 382-5303
FAX: (205) 837-7733

Milgray Electronics
(205) 722-9709
FAX: (205) 722-0161

Nu Horizons
(205) 722-9330
FAX: (205) 722-9348

Arizona

Phoenix
Arizona Components
(602) 269-5655
FAX: (602) 278-6375

Tempe
Neumann Electronics
(602) 929-9111
FAX: (602) 929-9127

California

Cypress
All American
(714) 229-8600
FAX: (714) 229-8603

Garden Grove
Neumann Electronics
(714) 537-1708
FAX: (714) 537-1208

Irvine
IEC
(714) 837-9960
FAX: (714) 837-8308

Milgray Electronics
(714) 753-1282
(800) 562-3118
FAX: (714)753-1682

Nu Horizons
(714) 470-1011
FAX: (714) 470-1104

Los Angeles
Milgray Electronics
(805) 371-9399
(800) 635-7812
FAX: (805) 371-9317

Sacramento
IEC
(916) 363-6030
FAX: (916) 362-6926

San Diego
All American
(619) 658-0200
(800) 382-3441
FAX: (619) 658-0201

Milgray Electronics
(619) 457-7545
FAX: (619) 457-9750

Neumann Electronics
(619) 695-3005
FAX: (619) 695-0935

San Fernando Valley
All American
(818) 878-0555
FAX: (818) 878-0533

San Jose
All American
(408) 441-1300
(800) 222-6001
FAX: (408) 437-8970

Milgray Electronics
(408) 456-0900
(800) 442-0946
FAX: (408) 456-0300

Nu Horizons
(408) 434-0800
FAX: (408) 434-09355

Canada

Montreal
Milgray Electronics
(514) 426-5900
FAX: (514) 426-5836

Toronto
Milgray Electronics
(905) 678-0958
FAX: (905) 678-1213

Colorado

Denver
Arizona Components
(303) 421-6399
FAX: (303) 421-6998

IEC
(303) 292-6121
FAX: (303) 292-2053

Milgray Electronics
(303) 721-7702
FAX: (303) 721-7803

Loveland
Neumann Electronics
(970) 663-4061
(800) 556-4061
FAX: (970) 633-4266

Connecticut

Milgray Electronics
(203) 878-5538
(800) 922-6911
FAX: (203) 878-6970

Florida

Deerfield Beach
All American
(305) 429-2800
(800) 327-6237
FAX: (305) 429-0391

Fort Lauderdale
Nu Horizons
(305) 735-2555
FAX: (305) 735-2880

Lake Mary
Milgray Electronics
(407) 321-2555
(800) 367-0780
FAX: (407) 322-4225

Nu Horizons
(407) 831-8008
FAX: (407) 831-8862

Miami
All American
(305) 621-8282
FAX: (305) 620-7831

Tampa
All American
(813) 532-9800
(800) 513-3071
FAX: (813) 538-5567

Georgia

Atlanta
Milgray Electronics
(404) 446-9777
(800) 241-5523
FAX: (404) 446-1186

Nu Horizons
(404) 416-8666
FAX: (404) 416-9060

Illinois

Chicago
All American
(708) 303-1995
(800) 852-7706
FAX: (708) 303-1996

IEC
(708) 843-2040
FAX: (708) 843-2320

Milgray Electronics
(708) 202-1900
(800) 322-6271
FAX: (708) 202-1985

Indiana

Indianapolis
Milgray
(317) 781-9997
FAX: (317) 781-6970

Kansas

Kansas City
Milgray Electronics
(913) 236-8800
(800) 255-6576
FAX: (913) 384-6825

Maryland

Columbia
Milgray Electronics
(410) 730-6119
(800) 638-6656
FAX: (410) 730-8940

Nu Horizons
(410) 995-6330
FAX: (410) 995-6332

Rockville
All American
(301) 251-1205
(800) 426-0420
FAX: (301) 251-8574

Massachusetts

Bedford
All American
(617) 275-8888
(800) 874-2834
FAX: (617) 275-1982

Wakefield
Nu Horizons
(617) 246-4442
FAX: (617) 246-4462

Wilmington
Milgray Electronics
(508) 657-5900
(800) 648-3595
FAX: (508) 658-7989

Michigan

Detroit
Schuster Electronics
(313) 266-0441
FAX: (313) 266-0527

Minnesota

Minneapolis
All American
(612) 944-2151
(800) 342-7364
FAX: (612) 944-9803

Nu Horizons
(612) 942-9030
FAX: (612) 942-9144

New Jersey

Mt. Laurel
Milgray Electronics
(609) 778-1300
(800) 257-7111
FAX: (609) 778-7669

Nu Horizons
(215) 557-6450 – PA
(609) 231-0900 – NJ
FAX: (609) 231-9510

Parsippany
Milgray Electronics
(201) 335-1766
(800) 622-0291
FAX: (201) 335-2110

Pine Brook
Nu Horizons
(201) 882-8300
FAX: (201) 882-8398
Int'l: (201) 882-4290
Int'l FAX: (201) 882-4292

W. Berlin
All American
(609) 768-6767
FAX: (609) 768-3649

New York

Farmingdale
Milgray Electronics
(516) 391-3000
(800) MILGRAY
FAX: (516) 420-0685

Amityville
Nu Horizons
(516) 226-6000
FAX: (516) 226-6140

Long Island
All American
(516) 434-9000
(800) 874-2830
FAX: (516) 434-9394

Rochester
Nu Horizons
(716) 292-0777
FAX: (716) 292-0750

Upstate New York
Milgray Electronics
(716) 381-9700
FAX: (716) 381-9495

North Carolina

Raleigh
Milgray Electronics
(919) 790-8094
(800) 562-3118
FAX: (919) 872-8551

Ohio

Cincinnati
Schuster Electronics
(513) 489-1400
FAX: (513) 489-8686

Cleveland
Milgray Electronics
(216) 447-1520
(800) 321-0006
(800) 362-2808 - OH
FAX: (216) 447-1761

Nu Horizons
(216) 349-2008
FAX: (216) 349-2080

Twinsburg
Schuster Electronics
(216) 425-8134
FAX: (216) 425-1863

Oregon

Portland
All American
(503) 531-3333
(800) 531-3334
FAX: (503) 531-3695

IEC
(503) 641-1690
FAX: (503) 646-3737

Milgray Electronics
(503) 626-4040
FAX: (503) 641-0650

Texas

Austin
Milgray Electronics
(512) 331-1070
FAX: (512) 331-1070

Nu Horizons
(512) 467-2292
FAX: (512) 467-2466

Dallas
Milgray Electronics
(214) 248-1603
(800) 637-7227
FAX: (214) 248-0218

All American
(214) 231-5300
(800) 541-1435
FAX: (214) 437-0353

Nu Horizons
(214) 488-2255
FAX: (214) 488-2265

Houston
Milgray Electronics
(713) 240-5360
(800) 962-1849
FAX: (713) 240-5404

Utah

Salt Lake City
All American
(801) 261-4210
(800) 682-8313
FAX: (801) 261-3885

Milgray Electronics
(801) 261-2999
(800) 537-9739
FAX: (801) 261-0880

IEC
(801) 977-9750
FAX: (801) 975-1207

Washington

Bellevue
IEC
(206) 455-2727
FAX: (206) 453-2963

International

Argentina
Colgil Inc.
54 1 40-2293
FAX: 54 1 46-2128

Australia/ New Zealand – Victoria
Arlec Holdings Pty. Ltd.
(3) 9727 8777
FAX: (3) 9727 2555

Austria – Vienna
Steiner Electronic Vertrieb GmbH
(02233) 55366 0
FAX: (02233) 55360

Belgium – Wemmel
Rodelco N.V.
(2) 460 0560
FAX: (2) 460 0271

Brazil – Sao Paulo
Colgil Inc.
55 11 223-6954 or
(212) 832-1340
FAX: 55 11 223-4989 or
(212) 826-3623

China
Leadertronics (Shanghai)
(21) 439-7490 x541
FAX: (21) 438-9955

Leadertronics (Xian)
(29) 526-4300 x2409
FAX: (29) 523-1093

Denmark
C-88 A.S.
(42) 244 888
FAX: (42) 244 889

C-88 West
(42) 9725 0816
FAX: (42) 9725 0815

Finland - Helsinki
Integrated Electronics, OY
358 0 351 3133
FAX: 358 0 351 3134

Finland – Järvenpää
Dalma Electronics Oy
358 0 2711 800
FAX: 358 0 2711 658

France
Micro Puissance
(1) 6907 1211
FAX: (1) 6907 6712

Germany – Balingen
MEV Elektronik Service GmbH
(07433) 16659
FAX: (07433) 15929

Germany – Diez
MEV Elektronik Service GmbH
(06432) 1073
FAX: (06432) 61108

Germany – Hamburg
Infratech Vertriebs GmbH
(40) 81 75 78
FAX: (40) 81 10 37

Germany – Hannover
Topas Electronic GmbH
(511) 131217
FAX: (511) 131216

Germany – Kirchheim/ Stuttgart
Scantec GmbH
(7021) 979 321
FAX: (7021) 979 262

Germany – Osnabruck
MEV Elektronik Service GmbH
(0541) 13908 0
FAX: (0541) 13908 39

Germany – Planegg/Munich
Scantec GmbH
(89) 899143 0
FAX: (89) 857 6574

Germany - Quickborn
Topas Electronic GmbH
(4106) 73097
FAX: (4106) 73378

Greece
Semicon
30-1-3253626
FAX: 30-1-3216063

Hong Kong – Kowloon
Leadertronics Co.
(852) 2389-0800
FAX: (852) 2797-8429

Israel - Nes Ziona
Codai LTD
(972) 8 404263
FAX: (972) 8 404537

Italy – Milano
Avnet EMG S.R.L.
(2) 38103100
FAX: (2) 38002988

Kevin S.R.L.
(2) 487 06300
(2) 487 06500

Japan - Tokyo
Microtek, Inc.
Master Distributor
81 (3) 5300 5535
FAX: 81 (3) 5300 5530

Systems Marketing
(03) 3254 2751
FAX: (03) 3254 3288

Korea – Seoul
Jingusa Ltd.
(82) 2 456 1866
FAX: (82) 2 455 3613

Kumoh Electric Co., Ltd
(02) 279-3614
FAX: (02) 272-6496

Leadertronics (Korea)
(02) 705 1267
FAX: (02) 705 1269

Netherlands – Breda
Rodelco BV
(76) 784 911
FAX: (76) 710 029

Norway – Oslo
Nortelco A/S
(2) 22 67 40 20
FAX: (2) 22 67 40 30

Portugal - Lisbon
Amitron-Arrow Electronica
(351) 1-4714806
FAX: (351) 1-4714802

Singapore
Mega-Chip Electronics PTE LTD
(65) 346 1933
FAX: (65) 346 1911

Seamax Engineering
(65) 445 1828
FAX: (65) 445 6388

South Africa - Pretoria
Communica
(12) 322 7613
FAX: (12) 322 3721

South Africa - Johannesburg
Communica
(11) 333 7975
FAX: (11) 333 8087

Spain - Madrid
Amitron S.A.
34 (1) 304 3040
FAX: 34 (1) 327 2472

Sweden – Bromma
IE Komponentar AB
08-80 46 85
FAX: 08-26 22 86

Switzerland – Zurich
Egli Fischer & Co.
(1) 2098111
FAX: (1) 2012275

Thailand - Bangkok
Thai Seamax Electronics
662 3917020
FAX: 662 3812970

Taiwan
Leadertronics (Taiwan)
(02) 708-8179
FAX: (02) 700-0462

United Kingdom
Kudos Electronics LTD.
(01734) 351010
FAX: (01734) 351030

Sales Offices

Eastern U.S.
Supertex, Inc.
321 Route 59, Suite W1
P.O. Box 368
Tallman, NY 10982
(914) 357-0305
FAX: (914) 357-0486

Central U.S.
Supertex, Inc.
2250 E. Devon Avenue
Suite 233
Des Plaines, IL 60018
(708) 390-1744
FAX: (708) 390-5827

Western U.S.
Supertex, Inc.
1235 Bordeaux Drive
Sunnyvale, CA 94089
(408) 744-0100
(800) 222-9884 in U.S.
(except CA)
(800) 222-9883 in CA
FAX: (408) 734-5247

Europe
Supertex, Inc.
Marshfield House, Ffordd-Y-Morfa
Cross Hands, Dyfed
South Wales SA146RS
United Kingdom
01269 832 682
FAX: 01269 832 180

National
Supertex, Inc.
1200 Country Club Lane
Suite 102
Fort Worth, TX 76112
(817) 457-5677
(800) 487-8737
FAX: (817) 457-9269

Supertex inc.

Corporate Headquarters
1235 Bordeaux Drive
Sunnyvale, California 94089
408-744-0100
Fax 408-734-5247

European Office
Marshfield House, Ffordd-Y-Morfa
Cross Hands, Dyfed
South Wales SA146RS
United Kingdom
01269 832 682
Fax: 01269 832 180

National Sales Office
1200 Country Club Lane, Suite 102
Fort Worth, TX 76112
817-457-5677
800-487-8737
Fax: 817-457-9269

Field Sales Offices
Eastern U.S.
321 Route 59, Suite W1
P.O. Box 368
Tallman, NY 10982
914-357-0305
Fax: 914-357-0486

Central U.S.
2250 E. Devon Avenue
Suite 233
Des Plaines, IL 60018
708-390-1744
Fax: 708-390-5827

Western U.S.
1235 Bordeaux Drive
Sunnyvale, CA 94089
408-744-0100
Fax: 408-734-5247